Skip to content

Commit f1d5efe

Browse files
c-rhodesc-rhodes
authored
[AArch64] Combine and lsl into ubfiz (#118974)
Fixes #118132.
1 parent aedb30f commit f1d5efe

File tree

5 files changed

+115
-65
lines changed

5 files changed

+115
-65
lines changed

‎llvm/lib/Target/AArch64/AArch64ISelLowering.cpp

Lines changed: 41 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1140,6 +1140,8 @@ AArch64TargetLowering::AArch64TargetLowering(const TargetMachine &TM,
11401140

11411141
setTargetDAGCombine(ISD::SCALAR_TO_VECTOR);
11421142

1143+
setTargetDAGCombine(ISD::SHL);
1144+
11431145
// In case of strict alignment, avoid an excessive number of byte wide stores.
11441146
MaxStoresPerMemsetOptSize = 8;
11451147
MaxStoresPerMemset =
@@ -26365,6 +26367,43 @@ performScalarToVectorCombine(SDNode *N, TargetLowering::DAGCombinerInfo &DCI,
2636526367
return NVCAST;
2636626368
}
2636726369

26370+
/// If the operand is a bitwise AND with a constant RHS, and the shift has a
26371+
/// constant RHS and is the only use, we can pull it out of the shift, i.e.
26372+
///
26373+
/// (shl (and X, C1), C2) -> (and (shl X, C2), (shl C1, C2))
26374+
///
26375+
/// We prefer this canonical form to match existing isel patterns.
26376+
static SDValue performSHLCombine(SDNode *N,
26377+
TargetLowering::DAGCombinerInfo &DCI,
26378+
SelectionDAG &DAG) {
26379+
if (DCI.isBeforeLegalizeOps())
26380+
return SDValue();
26381+
26382+
SDValue Op0 = N->getOperand(0);
26383+
if (Op0.getOpcode() != ISD::AND || !Op0.hasOneUse())
26384+
return SDValue();
26385+
26386+
SDValue C1 = Op0->getOperand(1);
26387+
SDValue C2 = N->getOperand(1);
26388+
if (!isa<ConstantSDNode>(C1) || !isa<ConstantSDNode>(C2))
26389+
return SDValue();
26390+
26391+
// Might be folded into shifted op, do not lower.
26392+
if (N->hasOneUse()) {
26393+
unsigned UseOpc = N->user_begin()->getOpcode();
26394+
if (UseOpc == ISD::ADD || UseOpc == ISD::SUB || UseOpc == ISD::SETCC ||
26395+
UseOpc == AArch64ISD::ADDS || UseOpc == AArch64ISD::SUBS)
26396+
return SDValue();
26397+
}
26398+
26399+
SDLoc DL(N);
26400+
EVT VT = N->getValueType(0);
26401+
SDValue X = Op0->getOperand(0);
26402+
SDValue NewRHS = DAG.getNode(ISD::SHL, DL, VT, C1, C2);
26403+
SDValue NewShift = DAG.getNode(ISD::SHL, DL, VT, X, C2);
26404+
return DAG.getNode(ISD::AND, DL, VT, NewShift, NewRHS);
26405+
}
26406+
2636826407
SDValue AArch64TargetLowering::PerformDAGCombine(SDNode *N,
2636926408
DAGCombinerInfo &DCI) const {
2637026409
SelectionDAG &DAG = DCI.DAG;
@@ -26710,6 +26749,8 @@ SDValue AArch64TargetLowering::PerformDAGCombine(SDNode *N,
2671026749
return performCTLZCombine(N, DAG, Subtarget);
2671126750
case ISD::SCALAR_TO_VECTOR:
2671226751
return performScalarToVectorCombine(N, DCI, DAG);
26752+
case ISD::SHL:
26753+
return performSHLCombine(N, DCI, DAG);
2671326754
}
2671426755
return SDValue();
2671526756
}

‎llvm/test/CodeGen/AArch64/const-shift-of-constmasked.ll

Lines changed: 47 additions & 54 deletions
Original file line numberDiff line numberDiff line change
@@ -190,8 +190,7 @@ define i8 @test_i8_224_mask_ashr_6(i8 %a0) {
190190
define i8 @test_i8_7_mask_shl_1(i8 %a0) {
191191
; CHECK-LABEL: test_i8_7_mask_shl_1:
192192
; CHECK: // %bb.0:
193-
; CHECK-NEXT: and w8, w0, #0x7
194-
; CHECK-NEXT: lsl w0, w8, #1
193+
; CHECK-NEXT: ubfiz w0, w0, #1, #3
195194
; CHECK-NEXT: ret
196195
%t0 = and i8 %a0, 7
197196
%t1 = shl i8 %t0, 1
@@ -200,8 +199,7 @@ define i8 @test_i8_7_mask_shl_1(i8 %a0) {
200199
define i8 @test_i8_7_mask_shl_4(i8 %a0) {
201200
; CHECK-LABEL: test_i8_7_mask_shl_4:
202201
; CHECK: // %bb.0:
203-
; CHECK-NEXT: and w8, w0, #0x7
204-
; CHECK-NEXT: lsl w0, w8, #4
202+
; CHECK-NEXT: ubfiz w0, w0, #4, #3
205203
; CHECK-NEXT: ret
206204
%t0 = and i8 %a0, 7
207205
%t1 = shl i8 %t0, 4
@@ -229,8 +227,8 @@ define i8 @test_i8_7_mask_shl_6(i8 %a0) {
229227
define i8 @test_i8_28_mask_shl_1(i8 %a0) {
230228
; CHECK-LABEL: test_i8_28_mask_shl_1:
231229
; CHECK: // %bb.0:
232-
; CHECK-NEXT: and w8, w0, #0x1c
233-
; CHECK-NEXT: lsl w0, w8, #1
230+
; CHECK-NEXT: lsl w8, w0, #1
231+
; CHECK-NEXT: and w0, w8, #0x38
234232
; CHECK-NEXT: ret
235233
%t0 = and i8 %a0, 28
236234
%t1 = shl i8 %t0, 1
@@ -239,8 +237,8 @@ define i8 @test_i8_28_mask_shl_1(i8 %a0) {
239237
define i8 @test_i8_28_mask_shl_2(i8 %a0) {
240238
; CHECK-LABEL: test_i8_28_mask_shl_2:
241239
; CHECK: // %bb.0:
242-
; CHECK-NEXT: and w8, w0, #0x1c
243-
; CHECK-NEXT: lsl w0, w8, #2
240+
; CHECK-NEXT: lsl w8, w0, #2
241+
; CHECK-NEXT: and w0, w8, #0x70
244242
; CHECK-NEXT: ret
245243
%t0 = and i8 %a0, 28
246244
%t1 = shl i8 %t0, 2
@@ -249,8 +247,8 @@ define i8 @test_i8_28_mask_shl_2(i8 %a0) {
249247
define i8 @test_i8_28_mask_shl_3(i8 %a0) {
250248
; CHECK-LABEL: test_i8_28_mask_shl_3:
251249
; CHECK: // %bb.0:
252-
; CHECK-NEXT: and w8, w0, #0x1c
253-
; CHECK-NEXT: lsl w0, w8, #3
250+
; CHECK-NEXT: lsl w8, w0, #3
251+
; CHECK-NEXT: and w0, w8, #0xe0
254252
; CHECK-NEXT: ret
255253
%t0 = and i8 %a0, 28
256254
%t1 = shl i8 %t0, 3
@@ -259,8 +257,8 @@ define i8 @test_i8_28_mask_shl_3(i8 %a0) {
259257
define i8 @test_i8_28_mask_shl_4(i8 %a0) {
260258
; CHECK-LABEL: test_i8_28_mask_shl_4:
261259
; CHECK: // %bb.0:
262-
; CHECK-NEXT: and w8, w0, #0xc
263-
; CHECK-NEXT: lsl w0, w8, #4
260+
; CHECK-NEXT: lsl w8, w0, #4
261+
; CHECK-NEXT: and w0, w8, #0xc0
264262
; CHECK-NEXT: ret
265263
%t0 = and i8 %a0, 28
266264
%t1 = shl i8 %t0, 4
@@ -270,8 +268,8 @@ define i8 @test_i8_28_mask_shl_4(i8 %a0) {
270268
define i8 @test_i8_224_mask_shl_1(i8 %a0) {
271269
; CHECK-LABEL: test_i8_224_mask_shl_1:
272270
; CHECK: // %bb.0:
273-
; CHECK-NEXT: and w8, w0, #0x60
274-
; CHECK-NEXT: lsl w0, w8, #1
271+
; CHECK-NEXT: lsl w8, w0, #1
272+
; CHECK-NEXT: and w0, w8, #0xc0
275273
; CHECK-NEXT: ret
276274
%t0 = and i8 %a0, 224
277275
%t1 = shl i8 %t0, 1
@@ -465,8 +463,7 @@ define i16 @test_i16_65024_mask_ashr_10(i16 %a0) {
465463
define i16 @test_i16_127_mask_shl_1(i16 %a0) {
466464
; CHECK-LABEL: test_i16_127_mask_shl_1:
467465
; CHECK: // %bb.0:
468-
; CHECK-NEXT: and w8, w0, #0x7f
469-
; CHECK-NEXT: lsl w0, w8, #1
466+
; CHECK-NEXT: ubfiz w0, w0, #1, #7
470467
; CHECK-NEXT: ret
471468
%t0 = and i16 %a0, 127
472469
%t1 = shl i16 %t0, 1
@@ -475,8 +472,7 @@ define i16 @test_i16_127_mask_shl_1(i16 %a0) {
475472
define i16 @test_i16_127_mask_shl_8(i16 %a0) {
476473
; CHECK-LABEL: test_i16_127_mask_shl_8:
477474
; CHECK: // %bb.0:
478-
; CHECK-NEXT: and w8, w0, #0x7f
479-
; CHECK-NEXT: lsl w0, w8, #8
475+
; CHECK-NEXT: ubfiz w0, w0, #8, #7
480476
; CHECK-NEXT: ret
481477
%t0 = and i16 %a0, 127
482478
%t1 = shl i16 %t0, 8
@@ -504,8 +500,8 @@ define i16 @test_i16_127_mask_shl_10(i16 %a0) {
504500
define i16 @test_i16_2032_mask_shl_3(i16 %a0) {
505501
; CHECK-LABEL: test_i16_2032_mask_shl_3:
506502
; CHECK: // %bb.0:
507-
; CHECK-NEXT: and w8, w0, #0x7f0
508-
; CHECK-NEXT: lsl w0, w8, #3
503+
; CHECK-NEXT: lsl w8, w0, #3
504+
; CHECK-NEXT: and w0, w8, #0x3f80
509505
; CHECK-NEXT: ret
510506
%t0 = and i16 %a0, 2032
511507
%t1 = shl i16 %t0, 3
@@ -514,8 +510,8 @@ define i16 @test_i16_2032_mask_shl_3(i16 %a0) {
514510
define i16 @test_i16_2032_mask_shl_4(i16 %a0) {
515511
; CHECK-LABEL: test_i16_2032_mask_shl_4:
516512
; CHECK: // %bb.0:
517-
; CHECK-NEXT: and w8, w0, #0x7f0
518-
; CHECK-NEXT: lsl w0, w8, #4
513+
; CHECK-NEXT: lsl w8, w0, #4
514+
; CHECK-NEXT: and w0, w8, #0x7f00
519515
; CHECK-NEXT: ret
520516
%t0 = and i16 %a0, 2032
521517
%t1 = shl i16 %t0, 4
@@ -524,8 +520,8 @@ define i16 @test_i16_2032_mask_shl_4(i16 %a0) {
524520
define i16 @test_i16_2032_mask_shl_5(i16 %a0) {
525521
; CHECK-LABEL: test_i16_2032_mask_shl_5:
526522
; CHECK: // %bb.0:
527-
; CHECK-NEXT: and w8, w0, #0x7f0
528-
; CHECK-NEXT: lsl w0, w8, #5
523+
; CHECK-NEXT: lsl w8, w0, #5
524+
; CHECK-NEXT: and w0, w8, #0xfe00
529525
; CHECK-NEXT: ret
530526
%t0 = and i16 %a0, 2032
531527
%t1 = shl i16 %t0, 5
@@ -534,8 +530,8 @@ define i16 @test_i16_2032_mask_shl_5(i16 %a0) {
534530
define i16 @test_i16_2032_mask_shl_6(i16 %a0) {
535531
; CHECK-LABEL: test_i16_2032_mask_shl_6:
536532
; CHECK: // %bb.0:
537-
; CHECK-NEXT: and w8, w0, #0x3f0
538-
; CHECK-NEXT: lsl w0, w8, #6
533+
; CHECK-NEXT: lsl w8, w0, #6
534+
; CHECK-NEXT: and w0, w8, #0xfc00
539535
; CHECK-NEXT: ret
540536
%t0 = and i16 %a0, 2032
541537
%t1 = shl i16 %t0, 6
@@ -545,8 +541,8 @@ define i16 @test_i16_2032_mask_shl_6(i16 %a0) {
545541
define i16 @test_i16_65024_mask_shl_1(i16 %a0) {
546542
; CHECK-LABEL: test_i16_65024_mask_shl_1:
547543
; CHECK: // %bb.0:
548-
; CHECK-NEXT: and w8, w0, #0x7e00
549-
; CHECK-NEXT: lsl w0, w8, #1
544+
; CHECK-NEXT: lsl w8, w0, #1
545+
; CHECK-NEXT: and w0, w8, #0xfc00
550546
; CHECK-NEXT: ret
551547
%t0 = and i16 %a0, 65024
552548
%t1 = shl i16 %t0, 1
@@ -740,8 +736,7 @@ define i32 @test_i32_4294836224_mask_ashr_18(i32 %a0) {
740736
define i32 @test_i32_32767_mask_shl_1(i32 %a0) {
741737
; CHECK-LABEL: test_i32_32767_mask_shl_1:
742738
; CHECK: // %bb.0:
743-
; CHECK-NEXT: and w8, w0, #0x7fff
744-
; CHECK-NEXT: lsl w0, w8, #1
739+
; CHECK-NEXT: ubfiz w0, w0, #1, #15
745740
; CHECK-NEXT: ret
746741
%t0 = and i32 %a0, 32767
747742
%t1 = shl i32 %t0, 1
@@ -750,8 +745,7 @@ define i32 @test_i32_32767_mask_shl_1(i32 %a0) {
750745
define i32 @test_i32_32767_mask_shl_16(i32 %a0) {
751746
; CHECK-LABEL: test_i32_32767_mask_shl_16:
752747
; CHECK: // %bb.0:
753-
; CHECK-NEXT: and w8, w0, #0x7fff
754-
; CHECK-NEXT: lsl w0, w8, #16
748+
; CHECK-NEXT: ubfiz w0, w0, #16, #15
755749
; CHECK-NEXT: ret
756750
%t0 = and i32 %a0, 32767
757751
%t1 = shl i32 %t0, 16
@@ -779,8 +773,8 @@ define i32 @test_i32_32767_mask_shl_18(i32 %a0) {
779773
define i32 @test_i32_8388352_mask_shl_7(i32 %a0) {
780774
; CHECK-LABEL: test_i32_8388352_mask_shl_7:
781775
; CHECK: // %bb.0:
782-
; CHECK-NEXT: and w8, w0, #0x7fff00
783-
; CHECK-NEXT: lsl w0, w8, #7
776+
; CHECK-NEXT: lsl w8, w0, #7
777+
; CHECK-NEXT: and w0, w8, #0x3fff8000
784778
; CHECK-NEXT: ret
785779
%t0 = and i32 %a0, 8388352
786780
%t1 = shl i32 %t0, 7
@@ -789,8 +783,8 @@ define i32 @test_i32_8388352_mask_shl_7(i32 %a0) {
789783
define i32 @test_i32_8388352_mask_shl_8(i32 %a0) {
790784
; CHECK-LABEL: test_i32_8388352_mask_shl_8:
791785
; CHECK: // %bb.0:
792-
; CHECK-NEXT: and w8, w0, #0x7fff00
793-
; CHECK-NEXT: lsl w0, w8, #8
786+
; CHECK-NEXT: lsl w8, w0, #8
787+
; CHECK-NEXT: and w0, w8, #0x7fff0000
794788
; CHECK-NEXT: ret
795789
%t0 = and i32 %a0, 8388352
796790
%t1 = shl i32 %t0, 8
@@ -799,8 +793,8 @@ define i32 @test_i32_8388352_mask_shl_8(i32 %a0) {
799793
define i32 @test_i32_8388352_mask_shl_9(i32 %a0) {
800794
; CHECK-LABEL: test_i32_8388352_mask_shl_9:
801795
; CHECK: // %bb.0:
802-
; CHECK-NEXT: and w8, w0, #0x7fff00
803-
; CHECK-NEXT: lsl w0, w8, #9
796+
; CHECK-NEXT: lsl w8, w0, #9
797+
; CHECK-NEXT: and w0, w8, #0xfffe0000
804798
; CHECK-NEXT: ret
805799
%t0 = and i32 %a0, 8388352
806800
%t1 = shl i32 %t0, 9
@@ -809,8 +803,8 @@ define i32 @test_i32_8388352_mask_shl_9(i32 %a0) {
809803
define i32 @test_i32_8388352_mask_shl_10(i32 %a0) {
810804
; CHECK-LABEL: test_i32_8388352_mask_shl_10:
811805
; CHECK: // %bb.0:
812-
; CHECK-NEXT: and w8, w0, #0x3fff00
813-
; CHECK-NEXT: lsl w0, w8, #10
806+
; CHECK-NEXT: lsl w8, w0, #10
807+
; CHECK-NEXT: and w0, w8, #0xfffc0000
814808
; CHECK-NEXT: ret
815809
%t0 = and i32 %a0, 8388352
816810
%t1 = shl i32 %t0, 10
@@ -820,8 +814,8 @@ define i32 @test_i32_8388352_mask_shl_10(i32 %a0) {
820814
define i32 @test_i32_4294836224_mask_shl_1(i32 %a0) {
821815
; CHECK-LABEL: test_i32_4294836224_mask_shl_1:
822816
; CHECK: // %bb.0:
823-
; CHECK-NEXT: and w8, w0, #0x7ffe0000
824-
; CHECK-NEXT: lsl w0, w8, #1
817+
; CHECK-NEXT: lsl w8, w0, #1
818+
; CHECK-NEXT: and w0, w8, #0xfffc0000
825819
; CHECK-NEXT: ret
826820
%t0 = and i32 %a0, 4294836224
827821
%t1 = shl i32 %t0, 1
@@ -1015,8 +1009,7 @@ define i64 @test_i64_18446744065119617024_mask_ashr_34(i64 %a0) {
10151009
define i64 @test_i64_2147483647_mask_shl_1(i64 %a0) {
10161010
; CHECK-LABEL: test_i64_2147483647_mask_shl_1:
10171011
; CHECK: // %bb.0:
1018-
; CHECK-NEXT: and x8, x0, #0x7fffffff
1019-
; CHECK-NEXT: lsl x0, x8, #1
1012+
; CHECK-NEXT: lsl w0, w0, #1
10201013
; CHECK-NEXT: ret
10211014
%t0 = and i64 %a0, 2147483647
10221015
%t1 = shl i64 %t0, 1
@@ -1054,8 +1047,8 @@ define i64 @test_i64_2147483647_mask_shl_34(i64 %a0) {
10541047
define i64 @test_i64_140737488289792_mask_shl_15(i64 %a0) {
10551048
; CHECK-LABEL: test_i64_140737488289792_mask_shl_15:
10561049
; CHECK: // %bb.0:
1057-
; CHECK-NEXT: and x8, x0, #0x7fffffff0000
1058-
; CHECK-NEXT: lsl x0, x8, #15
1050+
; CHECK-NEXT: lsl x8, x0, #15
1051+
; CHECK-NEXT: and x0, x8, #0x3fffffff80000000
10591052
; CHECK-NEXT: ret
10601053
%t0 = and i64 %a0, 140737488289792
10611054
%t1 = shl i64 %t0, 15
@@ -1064,8 +1057,8 @@ define i64 @test_i64_140737488289792_mask_shl_15(i64 %a0) {
10641057
define i64 @test_i64_140737488289792_mask_shl_16(i64 %a0) {
10651058
; CHECK-LABEL: test_i64_140737488289792_mask_shl_16:
10661059
; CHECK: // %bb.0:
1067-
; CHECK-NEXT: and x8, x0, #0x7fffffff0000
1068-
; CHECK-NEXT: lsl x0, x8, #16
1060+
; CHECK-NEXT: lsl x8, x0, #16
1061+
; CHECK-NEXT: and x0, x8, #0x7fffffff00000000
10691062
; CHECK-NEXT: ret
10701063
%t0 = and i64 %a0, 140737488289792
10711064
%t1 = shl i64 %t0, 16
@@ -1074,8 +1067,8 @@ define i64 @test_i64_140737488289792_mask_shl_16(i64 %a0) {
10741067
define i64 @test_i64_140737488289792_mask_shl_17(i64 %a0) {
10751068
; CHECK-LABEL: test_i64_140737488289792_mask_shl_17:
10761069
; CHECK: // %bb.0:
1077-
; CHECK-NEXT: and x8, x0, #0x7fffffff0000
1078-
; CHECK-NEXT: lsl x0, x8, #17
1070+
; CHECK-NEXT: lsl x8, x0, #17
1071+
; CHECK-NEXT: and x0, x8, #0xfffffffe00000000
10791072
; CHECK-NEXT: ret
10801073
%t0 = and i64 %a0, 140737488289792
10811074
%t1 = shl i64 %t0, 17
@@ -1084,8 +1077,8 @@ define i64 @test_i64_140737488289792_mask_shl_17(i64 %a0) {
10841077
define i64 @test_i64_140737488289792_mask_shl_18(i64 %a0) {
10851078
; CHECK-LABEL: test_i64_140737488289792_mask_shl_18:
10861079
; CHECK: // %bb.0:
1087-
; CHECK-NEXT: and x8, x0, #0x3fffffff0000
1088-
; CHECK-NEXT: lsl x0, x8, #18
1080+
; CHECK-NEXT: lsl x8, x0, #18
1081+
; CHECK-NEXT: and x0, x8, #0xfffffffc00000000
10891082
; CHECK-NEXT: ret
10901083
%t0 = and i64 %a0, 140737488289792
10911084
%t1 = shl i64 %t0, 18
@@ -1095,8 +1088,8 @@ define i64 @test_i64_140737488289792_mask_shl_18(i64 %a0) {
10951088
define i64 @test_i64_18446744065119617024_mask_shl_1(i64 %a0) {
10961089
; CHECK-LABEL: test_i64_18446744065119617024_mask_shl_1:
10971090
; CHECK: // %bb.0:
1098-
; CHECK-NEXT: and x8, x0, #0x7ffffffe00000000
1099-
; CHECK-NEXT: lsl x0, x8, #1
1091+
; CHECK-NEXT: lsl x8, x0, #1
1092+
; CHECK-NEXT: and x0, x8, #0xfffffffc00000000
11001093
; CHECK-NEXT: ret
11011094
%t0 = and i64 %a0, 18446744065119617024
11021095
%t1 = shl i64 %t0, 1

‎llvm/test/CodeGen/AArch64/extract-bits.ll

Lines changed: 8 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -1013,8 +1013,8 @@ define i32 @c1_i32(i32 %arg) nounwind {
10131013
define i32 @c2_i32(i32 %arg) nounwind {
10141014
; CHECK-LABEL: c2_i32:
10151015
; CHECK: // %bb.0:
1016-
; CHECK-NEXT: ubfx w8, w0, #19, #10
1017-
; CHECK-NEXT: lsl w0, w8, #2
1016+
; CHECK-NEXT: lsr w8, w0, #17
1017+
; CHECK-NEXT: and w0, w8, #0xffc
10181018
; CHECK-NEXT: ret
10191019
%tmp0 = lshr i32 %arg, 19
10201020
%tmp1 = and i32 %tmp0, 1023
@@ -1063,8 +1063,8 @@ define i64 @c1_i64(i64 %arg) nounwind {
10631063
define i64 @c2_i64(i64 %arg) nounwind {
10641064
; CHECK-LABEL: c2_i64:
10651065
; CHECK: // %bb.0:
1066-
; CHECK-NEXT: ubfx x8, x0, #51, #10
1067-
; CHECK-NEXT: lsl x0, x8, #2
1066+
; CHECK-NEXT: lsr x8, x0, #49
1067+
; CHECK-NEXT: and x0, x8, #0xffc
10681068
; CHECK-NEXT: ret
10691069
%tmp0 = lshr i64 %arg, 51
10701070
%tmp1 = and i64 %tmp0, 1023
@@ -1120,8 +1120,8 @@ define void @c6_i32(i32 %arg, ptr %ptr) nounwind {
11201120
define void @c7_i32(i32 %arg, ptr %ptr) nounwind {
11211121
; CHECK-LABEL: c7_i32:
11221122
; CHECK: // %bb.0:
1123-
; CHECK-NEXT: ubfx w8, w0, #19, #10
1124-
; CHECK-NEXT: lsl w8, w8, #2
1123+
; CHECK-NEXT: lsr w8, w0, #17
1124+
; CHECK-NEXT: and w8, w8, #0xffc
11251125
; CHECK-NEXT: str w8, [x1]
11261126
; CHECK-NEXT: ret
11271127
%tmp0 = lshr i32 %arg, 19
@@ -1163,8 +1163,8 @@ define void @c6_i64(i64 %arg, ptr %ptr) nounwind {
11631163
define void @c7_i64(i64 %arg, ptr %ptr) nounwind {
11641164
; CHECK-LABEL: c7_i64:
11651165
; CHECK: // %bb.0:
1166-
; CHECK-NEXT: ubfx x8, x0, #51, #10
1167-
; CHECK-NEXT: lsl x8, x8, #2
1166+
; CHECK-NEXT: lsr x8, x0, #49
1167+
; CHECK-NEXT: and x8, x8, #0xffc
11681168
; CHECK-NEXT: str x8, [x1]
11691169
; CHECK-NEXT: ret
11701170
%tmp0 = lshr i64 %arg, 51

0 commit comments

Comments
 (0)