Skip to content

Commit f38c31d

Browse files
author
Thorsten Schütt
committed
docs
1 parent 5cfd041 commit f38c31d

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

llvm/docs/GlobalISel/GenericOpcode.rst

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -760,7 +760,8 @@ Create a scalable vector where all lanes are linear sequences starting at 0
760760
with a given unsigned step.
761761

762762
The type of the operand must be equal to the vector element type. Arithmetic
763-
is performed modulo the bitwidth of the element.
763+
is performed modulo the bitwidth of the element. The step must be > 0.
764+
Otherwise the vector is zero. The canonical is splat vector of zeros.
764765

765766
.. code-block::
766767

0 commit comments

Comments
 (0)