Skip to content

Commit f74bbc3

Browse files
committed
Add zihintpause
1 parent afab86f commit f74bbc3

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

llvm/lib/Target/RISCV/RISCVFeatures.td

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -139,7 +139,8 @@ def HasStdExtZifencei : Predicate<"Subtarget->hasStdExtZifencei()">,
139139

140140
def FeatureStdExtZihintpause
141141
: RISCVExtension<"zihintpause", 2, 0,
142-
"'Zihintpause' (Pause Hint)">;
142+
"'Zihintpause' (Pause Hint)">,
143+
RISCVExtensionBitmask<0, 40>;
143144
def HasStdExtZihintpause : Predicate<"Subtarget->hasStdExtZihintpause()">,
144145
AssemblerPredicate<(all_of FeatureStdExtZihintpause),
145146
"'Zihintpause' (Pause Hint)">;

0 commit comments

Comments
 (0)