Skip to content

Commit f9278d6

Browse files
committed
[RISCV] Fix tablegen indentation. NFC
1 parent cda5790 commit f9278d6

File tree

1 file changed

+12
-12
lines changed

1 file changed

+12
-12
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td

Lines changed: 12 additions & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -636,18 +636,18 @@ class VPatBinaryVL_V<SDPatternOperator vop,
636636
(mask_type V0), GPR:$vl, log2sew, TAIL_AGNOSTIC)>;
637637

638638
class VPatBinaryVL_V_RM<SDPatternOperator vop,
639-
string instruction_name,
640-
string suffix,
641-
ValueType result_type,
642-
ValueType op1_type,
643-
ValueType op2_type,
644-
ValueType mask_type,
645-
int log2sew,
646-
LMULInfo vlmul,
647-
VReg result_reg_class,
648-
VReg op1_reg_class,
649-
VReg op2_reg_class,
650-
bit isSEWAware = 0>
639+
string instruction_name,
640+
string suffix,
641+
ValueType result_type,
642+
ValueType op1_type,
643+
ValueType op2_type,
644+
ValueType mask_type,
645+
int log2sew,
646+
LMULInfo vlmul,
647+
VReg result_reg_class,
648+
VReg op1_reg_class,
649+
VReg op2_reg_class,
650+
bit isSEWAware = 0>
651651
: Pat<(result_type (vop
652652
(op1_type op1_reg_class:$rs1),
653653
(op2_type op2_reg_class:$rs2),

0 commit comments

Comments
 (0)