@@ -18633,22 +18633,15 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
18633
18633
Function *F = CGM.getIntrinsic(Intrin, { Src0->getType() });
18634
18634
return Builder.CreateCall(F, { Src0, Builder.getFalse() });
18635
18635
}
18636
- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
18637
18636
case AMDGPU::BI__builtin_amdgcn_global_atomic_fmin_f64:
18638
18637
case AMDGPU::BI__builtin_amdgcn_global_atomic_fmax_f64:
18639
18638
case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f64:
18640
18639
case AMDGPU::BI__builtin_amdgcn_flat_atomic_fmin_f64:
18641
18640
case AMDGPU::BI__builtin_amdgcn_flat_atomic_fmax_f64:
18642
- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f32:
18643
- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16: {
18641
+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f32: {
18644
18642
Intrinsic::ID IID;
18645
18643
llvm::Type *ArgTy = llvm::Type::getDoubleTy(getLLVMContext());
18646
18644
switch (BuiltinID) {
18647
- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
18648
- ArgTy = llvm::FixedVectorType::get(
18649
- llvm::Type::getHalfTy(getLLVMContext()), 2);
18650
- IID = Intrinsic::amdgcn_global_atomic_fadd;
18651
- break;
18652
18645
case AMDGPU::BI__builtin_amdgcn_global_atomic_fmin_f64:
18653
18646
IID = Intrinsic::amdgcn_global_atomic_fmin;
18654
18647
break;
@@ -18668,11 +18661,6 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
18668
18661
ArgTy = llvm::Type::getFloatTy(getLLVMContext());
18669
18662
IID = Intrinsic::amdgcn_flat_atomic_fadd;
18670
18663
break;
18671
- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16:
18672
- ArgTy = llvm::FixedVectorType::get(
18673
- llvm::Type::getHalfTy(getLLVMContext()), 2);
18674
- IID = Intrinsic::amdgcn_flat_atomic_fadd;
18675
- break;
18676
18664
}
18677
18665
llvm::Value *Addr = EmitScalarExpr(E->getArg(0));
18678
18666
llvm::Value *Val = EmitScalarExpr(E->getArg(1));
@@ -19065,7 +19053,9 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
19065
19053
case AMDGPU::BI__builtin_amdgcn_ds_fminf:
19066
19054
case AMDGPU::BI__builtin_amdgcn_ds_fmaxf:
19067
19055
case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f32:
19068
- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64: {
19056
+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64:
19057
+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
19058
+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16: {
19069
19059
llvm::AtomicRMWInst::BinOp BinOp;
19070
19060
switch (BuiltinID) {
19071
19061
case AMDGPU::BI__builtin_amdgcn_atomic_inc32:
@@ -19083,6 +19073,8 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
19083
19073
case AMDGPU::BI__builtin_amdgcn_ds_atomic_fadd_v2bf16:
19084
19074
case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f32:
19085
19075
case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64:
19076
+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
19077
+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16:
19086
19078
BinOp = llvm::AtomicRMWInst::FAdd;
19087
19079
break;
19088
19080
case AMDGPU::BI__builtin_amdgcn_ds_fminf:
0 commit comments