Skip to content

Commit fb3fa41

Browse files
committed
MachineRegisterInfo: Use variable for TRI
1 parent d3d605b commit fb3fa41

File tree

1 file changed

+3
-4
lines changed

1 file changed

+3
-4
lines changed

llvm/lib/CodeGen/MachineRegisterInfo.cpp

Lines changed: 3 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -122,8 +122,8 @@ bool
122122
MachineRegisterInfo::recomputeRegClass(Register Reg) {
123123
const TargetInstrInfo *TII = MF->getSubtarget().getInstrInfo();
124124
const TargetRegisterClass *OldRC = getRegClass(Reg);
125-
const TargetRegisterClass *NewRC =
126-
getTargetRegisterInfo()->getLargestLegalSuperClass(OldRC, *MF);
125+
const TargetRegisterInfo *TRI = getTargetRegisterInfo();
126+
const TargetRegisterClass *NewRC = TRI->getLargestLegalSuperClass(OldRC, *MF);
127127

128128
// Stop early if there is no room to grow.
129129
if (NewRC == OldRC)
@@ -134,8 +134,7 @@ MachineRegisterInfo::recomputeRegClass(Register Reg) {
134134
// Apply the effect of the given operand to NewRC.
135135
MachineInstr *MI = MO.getParent();
136136
unsigned OpNo = &MO - &MI->getOperand(0);
137-
NewRC = MI->getRegClassConstraintEffect(OpNo, NewRC, TII,
138-
getTargetRegisterInfo());
137+
NewRC = MI->getRegClassConstraintEffect(OpNo, NewRC, TII, TRI);
139138
if (!NewRC || NewRC == OldRC)
140139
return false;
141140
}

0 commit comments

Comments
 (0)