Skip to content

Commit fb7ddac

Browse files
committed
Fixups
1 parent 7be8e70 commit fb7ddac

File tree

1 file changed

+7
-2
lines changed

1 file changed

+7
-2
lines changed

mlir/lib/Conversion/VectorToArmSME/VectorToArmSME.cpp

Lines changed: 7 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -687,12 +687,17 @@ struct FoldTransferWriteOfExtractTileSlice
687687
LogicalResult matchAndRewrite(vector::TransferWriteOp writeOp,
688688
PatternRewriter &rewriter) const final {
689689
if (!isa<MemRefType>(writeOp.getSource().getType()))
690-
return failure();
690+
return rewriter.notifyMatchFailure(writeOp, "destination not a memref");
691+
692+
if (writeOp.hasOutOfBoundsDim())
693+
return rewriter.notifyMatchFailure(writeOp,
694+
"not inbounds transfer write");
691695

692696
auto moveTileSlice =
693697
writeOp.getVector().getDefiningOp<arm_sme::MoveTileSliceToVectorOp>();
694698
if (!moveTileSlice)
695-
return failure();
699+
return rewriter.notifyMatchFailure(
700+
writeOp, "vector to store not from MoveTileSliceToVectorOp");
696701

697702
AffineMap map = writeOp.getPermutationMap();
698703
if (!map.isMinorIdentity())

0 commit comments

Comments
 (0)