Skip to content

Commit fc96a7a

Browse files
committed
Fix comment
1 parent c6aa47d commit fc96a7a

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

mlir/test/Dialect/ArmSME/tile-allocation-copies.mlir

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -66,8 +66,8 @@ func.func @cond_branch_with_backedge(%tileA: vector<[4]x[4]xf32>, %tileB: vector
6666
^bb1(%currentIndex: index, %iterTile: vector<[4]x[4]xf32>):
6767
%continueLoop = arith.cmpi slt, %currentIndex, %c10 : index
6868
// Live here: %iterTile, %tileB, %tileC, %tileD
69-
// %iterTile dies at the `cf.cond_br`, but %tileB, %tileC, %tileD are live out (in the ^bb2 case).
70-
// If we inserted the (four) `arm_sme.copy_tile` operations here we would run out of tiles.
69+
// %iterTile, %tileB, %tileC, %tileD are live out (in the ^bb2 case). If we
70+
// inserted the (four) `arm_sme.copy_tile` operations here we would run out of tiles.
7171
// However, note that the copies are only needed if we take the ^bb3 path. So, if we add
7272
// a new block along that path we can insert the copies without any conflicts.
7373
cf.cond_br %continueLoop, ^bb2, ^bb3(%iterTile, %tileB, %tileC, %tileD : vector<[4]x[4]xf32>, vector<[4]x[4]xf32>, vector<[4]x[4]xf32>, vector<[4]x[4]xf32>)

0 commit comments

Comments
 (0)