Skip to content

Commit ff80bdc

Browse files
committed
[RISCV] Adding missing P600 sched model test for RVV segmented loads/stores
This is the P600 counterpart of `test/tools/llvm-mca/RISCV/SiFiveP400/vlseg-vsseg.s`.
1 parent 1559a65 commit ff80bdc

File tree

1 file changed

+4730
-0
lines changed

1 file changed

+4730
-0
lines changed

0 commit comments

Comments
 (0)