We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent e5a53aa commit cc9ace4Copy full SHA for cc9ace4
SYCL/ESIMD/regression/Inputs/dgetrf.hpp
@@ -46,7 +46,7 @@ using namespace cl::sycl;
46
using namespace std;
47
using namespace sycl::ext::intel::esimd;
48
49
-ESIMD_PRIVATE ESIMD_REGISTER(192) simd<double, 3 * 32 * 4> GRF;
+ESIMD_PRIVATE ESIMD_REGISTER(256) simd<double, 3 * 32 * 4> GRF;
50
51
#define V(x, w, i) (x).template select<w, 1>(i)
52
#define V1(x, i) V(x, 1, i)
0 commit comments