|
22 | 22 | #include "emac-sgmii.h"
|
23 | 23 |
|
24 | 24 | /* EMAC base register offsets */
|
25 |
| -#define EMAC_DMA_MAS_CTRL 0x001400 |
26 |
| -#define EMAC_IRQ_MOD_TIM_INIT 0x001408 |
27 |
| -#define EMAC_BLK_IDLE_STS 0x00140c |
28 |
| -#define EMAC_PHY_LINK_DELAY 0x00141c |
29 |
| -#define EMAC_SYS_ALIV_CTRL 0x001434 |
30 |
| -#define EMAC_MAC_IPGIFG_CTRL 0x001484 |
31 |
| -#define EMAC_MAC_STA_ADDR0 0x001488 |
32 |
| -#define EMAC_MAC_STA_ADDR1 0x00148c |
33 |
| -#define EMAC_HASH_TAB_REG0 0x001490 |
34 |
| -#define EMAC_HASH_TAB_REG1 0x001494 |
35 |
| -#define EMAC_MAC_HALF_DPLX_CTRL 0x001498 |
36 |
| -#define EMAC_MAX_FRAM_LEN_CTRL 0x00149c |
37 |
| -#define EMAC_INT_STATUS 0x001600 |
38 |
| -#define EMAC_INT_MASK 0x001604 |
39 |
| -#define EMAC_RXMAC_STATC_REG0 0x001700 |
40 |
| -#define EMAC_RXMAC_STATC_REG22 0x001758 |
41 |
| -#define EMAC_TXMAC_STATC_REG0 0x001760 |
42 |
| -#define EMAC_TXMAC_STATC_REG24 0x0017c0 |
43 |
| -#define EMAC_CORE_HW_VERSION 0x001974 |
44 |
| -#define EMAC_IDT_TABLE0 0x001b00 |
45 |
| -#define EMAC_RXMAC_STATC_REG23 0x001bc8 |
46 |
| -#define EMAC_RXMAC_STATC_REG24 0x001bcc |
47 |
| -#define EMAC_TXMAC_STATC_REG25 0x001bd0 |
48 |
| -#define EMAC_INT1_MASK 0x001bf0 |
49 |
| -#define EMAC_INT1_STATUS 0x001bf4 |
50 |
| -#define EMAC_INT2_MASK 0x001bf8 |
51 |
| -#define EMAC_INT2_STATUS 0x001bfc |
52 |
| -#define EMAC_INT3_MASK 0x001c00 |
53 |
| -#define EMAC_INT3_STATUS 0x001c04 |
| 25 | +#define EMAC_DMA_MAS_CTRL 0x1400 |
| 26 | +#define EMAC_IRQ_MOD_TIM_INIT 0x1408 |
| 27 | +#define EMAC_BLK_IDLE_STS 0x140c |
| 28 | +#define EMAC_PHY_LINK_DELAY 0x141c |
| 29 | +#define EMAC_SYS_ALIV_CTRL 0x1434 |
| 30 | +#define EMAC_MAC_CTRL 0x1480 |
| 31 | +#define EMAC_MAC_IPGIFG_CTRL 0x1484 |
| 32 | +#define EMAC_MAC_STA_ADDR0 0x1488 |
| 33 | +#define EMAC_MAC_STA_ADDR1 0x148c |
| 34 | +#define EMAC_HASH_TAB_REG0 0x1490 |
| 35 | +#define EMAC_HASH_TAB_REG1 0x1494 |
| 36 | +#define EMAC_MAC_HALF_DPLX_CTRL 0x1498 |
| 37 | +#define EMAC_MAX_FRAM_LEN_CTRL 0x149c |
| 38 | +#define EMAC_WOL_CTRL0 0x14a0 |
| 39 | +#define EMAC_RSS_KEY0 0x14b0 |
| 40 | +#define EMAC_H1TPD_BASE_ADDR_LO 0x14e0 |
| 41 | +#define EMAC_H2TPD_BASE_ADDR_LO 0x14e4 |
| 42 | +#define EMAC_H3TPD_BASE_ADDR_LO 0x14e8 |
| 43 | +#define EMAC_INTER_SRAM_PART9 0x1534 |
| 44 | +#define EMAC_DESC_CTRL_0 0x1540 |
| 45 | +#define EMAC_DESC_CTRL_1 0x1544 |
| 46 | +#define EMAC_DESC_CTRL_2 0x1550 |
| 47 | +#define EMAC_DESC_CTRL_10 0x1554 |
| 48 | +#define EMAC_DESC_CTRL_12 0x1558 |
| 49 | +#define EMAC_DESC_CTRL_13 0x155c |
| 50 | +#define EMAC_DESC_CTRL_3 0x1560 |
| 51 | +#define EMAC_DESC_CTRL_4 0x1564 |
| 52 | +#define EMAC_DESC_CTRL_5 0x1568 |
| 53 | +#define EMAC_DESC_CTRL_14 0x156c |
| 54 | +#define EMAC_DESC_CTRL_15 0x1570 |
| 55 | +#define EMAC_DESC_CTRL_16 0x1574 |
| 56 | +#define EMAC_DESC_CTRL_6 0x1578 |
| 57 | +#define EMAC_DESC_CTRL_8 0x1580 |
| 58 | +#define EMAC_DESC_CTRL_9 0x1584 |
| 59 | +#define EMAC_DESC_CTRL_11 0x1588 |
| 60 | +#define EMAC_TXQ_CTRL_0 0x1590 |
| 61 | +#define EMAC_TXQ_CTRL_1 0x1594 |
| 62 | +#define EMAC_TXQ_CTRL_2 0x1598 |
| 63 | +#define EMAC_RXQ_CTRL_0 0x15a0 |
| 64 | +#define EMAC_RXQ_CTRL_1 0x15a4 |
| 65 | +#define EMAC_RXQ_CTRL_2 0x15a8 |
| 66 | +#define EMAC_RXQ_CTRL_3 0x15ac |
| 67 | +#define EMAC_BASE_CPU_NUMBER 0x15b8 |
| 68 | +#define EMAC_DMA_CTRL 0x15c0 |
| 69 | +#define EMAC_MAILBOX_0 0x15e0 |
| 70 | +#define EMAC_MAILBOX_5 0x15e4 |
| 71 | +#define EMAC_MAILBOX_6 0x15e8 |
| 72 | +#define EMAC_MAILBOX_13 0x15ec |
| 73 | +#define EMAC_MAILBOX_2 0x15f4 |
| 74 | +#define EMAC_MAILBOX_3 0x15f8 |
| 75 | +#define EMAC_INT_STATUS 0x1600 |
| 76 | +#define EMAC_INT_MASK 0x1604 |
| 77 | +#define EMAC_MAILBOX_11 0x160c |
| 78 | +#define EMAC_AXI_MAST_CTRL 0x1610 |
| 79 | +#define EMAC_MAILBOX_12 0x1614 |
| 80 | +#define EMAC_MAILBOX_9 0x1618 |
| 81 | +#define EMAC_MAILBOX_10 0x161c |
| 82 | +#define EMAC_ATHR_HEADER_CTRL 0x1620 |
| 83 | +#define EMAC_RXMAC_STATC_REG0 0x1700 |
| 84 | +#define EMAC_RXMAC_STATC_REG22 0x1758 |
| 85 | +#define EMAC_TXMAC_STATC_REG0 0x1760 |
| 86 | +#define EMAC_TXMAC_STATC_REG24 0x17c0 |
| 87 | +#define EMAC_CLK_GATE_CTRL 0x1814 |
| 88 | +#define EMAC_CORE_HW_VERSION 0x1974 |
| 89 | +#define EMAC_MISC_CTRL 0x1990 |
| 90 | +#define EMAC_MAILBOX_7 0x19e0 |
| 91 | +#define EMAC_MAILBOX_8 0x19e4 |
| 92 | +#define EMAC_IDT_TABLE0 0x1b00 |
| 93 | +#define EMAC_RXMAC_STATC_REG23 0x1bc8 |
| 94 | +#define EMAC_RXMAC_STATC_REG24 0x1bcc |
| 95 | +#define EMAC_TXMAC_STATC_REG25 0x1bd0 |
| 96 | +#define EMAC_MAILBOX_15 0x1bd4 |
| 97 | +#define EMAC_MAILBOX_16 0x1bd8 |
| 98 | +#define EMAC_INT1_MASK 0x1bf0 |
| 99 | +#define EMAC_INT1_STATUS 0x1bf4 |
| 100 | +#define EMAC_INT2_MASK 0x1bf8 |
| 101 | +#define EMAC_INT2_STATUS 0x1bfc |
| 102 | +#define EMAC_INT3_MASK 0x1c00 |
| 103 | +#define EMAC_INT3_STATUS 0x1c04 |
54 | 104 |
|
55 | 105 | /* EMAC_DMA_MAS_CTRL */
|
56 | 106 | #define DEV_ID_NUM_BMSK 0x7f000000
|
|
0 commit comments