Skip to content

Commit 17c130a

Browse files
Stuart Menefykrzk
authored andcommitted
ARM: dts: exynos: Use bustop PLL as the source for MMC clocks on Exynos5260
By default the MMC clock will be derived from mediatop PLL, which usually runs at 666MHz. However as most SD and MMC clocks are multiples or fractions of 100MHz, it makes more sense to use the bustop PLL which runs at 800MHz. This matches the behaviour of the Samsung vendor supplied 3.4 kernel. Signed-off-by: Stuart Menefy <[email protected]> Signed-off-by: Krzysztof Kozlowski <[email protected]>
1 parent eb1d0a5 commit 17c130a

File tree

1 file changed

+24
-0
lines changed

1 file changed

+24
-0
lines changed

arch/arm/boot/dts/exynos5260.dtsi

Lines changed: 24 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -288,6 +288,14 @@
288288
#size-cells = <0>;
289289
clocks = <&clock_fsys FSYS_CLK_MMC0>, <&clock_top TOP_SCLK_MMC0>;
290290
clock-names = "biu", "ciu";
291+
assigned-clocks =
292+
<&clock_top TOP_MOUT_SCLK_FSYS_MMC0_SDCLKIN_A>,
293+
<&clock_top TOP_MOUT_SCLK_FSYS_MMC0_SDCLKIN_B>,
294+
<&clock_top TOP_SCLK_MMC0>;
295+
assigned-clock-parents =
296+
<&clock_top TOP_MOUT_BUSTOP_PLL_USER>,
297+
<&clock_top TOP_MOUT_SCLK_FSYS_MMC0_SDCLKIN_A>;
298+
assigned-clock-rates = <0>, <0>, <800000000>;
291299
fifo-depth = <64>;
292300
status = "disabled";
293301
};
@@ -300,6 +308,14 @@
300308
#size-cells = <0>;
301309
clocks = <&clock_fsys FSYS_CLK_MMC1>, <&clock_top TOP_SCLK_MMC1>;
302310
clock-names = "biu", "ciu";
311+
assigned-clocks =
312+
<&clock_top TOP_MOUT_SCLK_FSYS_MMC1_SDCLKIN_A>,
313+
<&clock_top TOP_MOUT_SCLK_FSYS_MMC1_SDCLKIN_B>,
314+
<&clock_top TOP_SCLK_MMC1>;
315+
assigned-clock-parents =
316+
<&clock_top TOP_MOUT_BUSTOP_PLL_USER>,
317+
<&clock_top TOP_MOUT_SCLK_FSYS_MMC1_SDCLKIN_A>;
318+
assigned-clock-rates = <0>, <0>, <800000000>;
303319
fifo-depth = <64>;
304320
status = "disabled";
305321
};
@@ -312,6 +328,14 @@
312328
#size-cells = <0>;
313329
clocks = <&clock_fsys FSYS_CLK_MMC2>, <&clock_top TOP_SCLK_MMC2>;
314330
clock-names = "biu", "ciu";
331+
assigned-clocks =
332+
<&clock_top TOP_MOUT_SCLK_FSYS_MMC2_SDCLKIN_A>,
333+
<&clock_top TOP_MOUT_SCLK_FSYS_MMC2_SDCLKIN_B>,
334+
<&clock_top TOP_SCLK_MMC2>;
335+
assigned-clock-parents =
336+
<&clock_top TOP_MOUT_BUSTOP_PLL_USER>,
337+
<&clock_top TOP_MOUT_SCLK_FSYS_MMC2_SDCLKIN_A>;
338+
assigned-clock-rates = <0>, <0>, <800000000>;
315339
fifo-depth = <64>;
316340
status = "disabled";
317341
};

0 commit comments

Comments
 (0)