@@ -53,6 +53,26 @@ properties:
53
53
Phandle to system configuration controller. It can be used to control the
54
54
power domain circuitry.
55
55
56
+ st,ssc-modfreq-hz :
57
+ description :
58
+ The modulation frequency for main PLL (in Hz)
59
+
60
+ st,ssc-moddepth-permyriad :
61
+ $ref : /schemas/types.yaml#/definitions/uint32
62
+ description :
63
+ The modulation rate for main PLL (in permyriad, i.e. 0.01%)
64
+ minimum : 25
65
+ maximum : 200
66
+
67
+ st,ssc-modmethod :
68
+ $ref : /schemas/types.yaml#/definitions/string
69
+ description :
70
+ The modulation techniques for main PLL.
71
+ items :
72
+ enum :
73
+ - center-spread
74
+ - down-spread
75
+
56
76
required :
57
77
- compatible
58
78
- reg
@@ -78,6 +98,10 @@ allOf:
78
98
- description : high speed external (HSE) clock input
79
99
- description : low speed external (LSE) clock input
80
100
- description : Inter-IC sound (I2S) clock input
101
+ st,ssc-modfreq-hz : false
102
+ st,ssc-moddepth-permyriad : false
103
+ st,ssc-modmethod : false
104
+
81
105
else :
82
106
properties :
83
107
' #clock-cells ' :
@@ -95,6 +119,18 @@ additionalProperties: false
95
119
96
120
examples :
97
121
# Reset and Clock Control Module node:
122
+ - |
123
+ clock-controller@40023800 {
124
+ compatible = "st,stm32f42xx-rcc", "st,stm32-rcc";
125
+ reg = <0x40023800 0x400>;
126
+ #clock-cells = <2>;
127
+ #reset-cells = <1>;
128
+ clocks = <&clk_hse>, <&clk_i2s_ckin>;
129
+ st,syscfg = <&pwrcfg>;
130
+ st,ssc-modfreq-hz = <10000>;
131
+ st,ssc-moddepth-permyriad = <200>;
132
+ st,ssc-modmethod = "center-spread";
133
+ };
98
134
- |
99
135
clock-controller@58024400 {
100
136
compatible = "st,stm32h743-rcc", "st,stm32-rcc";
0 commit comments