Skip to content

Commit 268a491

Browse files
author
Dinh Nguyen
committed
arm64: dts: agilex: use the compatible "intel,socfpga-agilex-hsotg"
The DWC2 USB controller on the Agilex platform does not support clock gating, so use the chip specific "intel,socfpga-agilex-hsotg" compatible. Signed-off-by: Dinh Nguyen <[email protected]>
1 parent 728390f commit 268a491

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

arch/arm64/boot/dts/intel/socfpga_agilex.dtsi

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -502,7 +502,7 @@
502502
};
503503

504504
usb0: usb@ffb00000 {
505-
compatible = "snps,dwc2";
505+
compatible = "intel,socfpga-agilex-hsotg", "snps,dwc2";
506506
reg = <0xffb00000 0x40000>;
507507
interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
508508
phys = <&usbphy0>;
@@ -515,7 +515,7 @@
515515
};
516516

517517
usb1: usb@ffb40000 {
518-
compatible = "snps,dwc2";
518+
compatible = "intel,socfpga-agilex-hsotg", "snps,dwc2";
519519
reg = <0xffb40000 0x40000>;
520520
interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
521521
phys = <&usbphy0>;

0 commit comments

Comments
 (0)