Skip to content

Commit 2a81fa3

Browse files
Sukadev Bhattiproluacmel
Sukadev Bhattiprolu
authored and
acmel
committed
perf vendor events: Add power8 PMU events
Add mapfile.csv and power8.json files for the Power8 processor. Changelog[v3] - [Namhyung Kim] Remove text from PublicDescription fields if it is identical to or prefix of BriefDescription. Changelog[v2] - [Andi Kleen] Replace the vendor-family-model,version fields with cpuid,version fields (to simplify mapfile) - Reuse the JSON files when possible (i.e multiple cpuids can refer to the same JSON file) - so drop the 004d0100.json and use power8.json in multiple entries in mapfile. - Add few more Power8 PVRs to mapfile Changelog[v21] - Group events into per topic per cpu model. Signed-off-by: Sukadev Bhattiprolu <[email protected]> CC: Andi Kleen <[email protected]> Cc: Jiri Olsa <[email protected]> Link: http://lkml.kernel.org/n/[email protected] [ Lowercased the directory and file names ] Signed-off-by: Arnaldo Carvalho de Melo <[email protected]>
1 parent 1fbd54b commit 2a81fa3

File tree

10 files changed

+6415
-0
lines changed

10 files changed

+6415
-0
lines changed

‎tools/perf/pmu-events/arch/powerpc/mapfile.csv

Lines changed: 19 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,19 @@
1+
# Format:
2+
# PVR,Version,JSON/file/pathname,Type
3+
#
4+
# where
5+
# PVR Processor version
6+
# Version could be used to track version of of JSON file
7+
# but currently unused.
8+
# JSON/file/pathname is the path to JSON file, relative
9+
# to tools/perf/pmu-events/arch/powerpc/.
10+
# Type is core, uncore etc
11+
#
12+
# Multiple PVRs could map to a single JSON file.
13+
#
14+
15+
# Power8 entries
16+
004b0000,1,power8.json,core
17+
004c0000,1,power8.json,core
18+
004d0000,1,power8.json,core
19+
004d0100,1,power8.json,core

‎tools/perf/pmu-events/arch/powerpc/power8/cache.json

Lines changed: 176 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,176 @@
1+
[
2+
{,
3+
"EventCode": "0x4c048",
4+
"EventName": "PM_DATA_FROM_DL2L3_MOD",
5+
"BriefDescription": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a demand load",
6+
"PublicDescription": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
7+
},
8+
{,
9+
"EventCode": "0x3c048",
10+
"EventName": "PM_DATA_FROM_DL2L3_SHR",
11+
"BriefDescription": "The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a demand load",
12+
"PublicDescription": "The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
13+
},
14+
{,
15+
"EventCode": "0x3c04c",
16+
"EventName": "PM_DATA_FROM_DL4",
17+
"BriefDescription": "The processor's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to a demand load",
18+
"PublicDescription": "The processor's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
19+
},
20+
{,
21+
"EventCode": "0x1c042",
22+
"EventName": "PM_DATA_FROM_L2",
23+
"BriefDescription": "The processor's data cache was reloaded from local core's L2 due to a demand load",
24+
"PublicDescription": "The processor's data cache was reloaded from local core's L2 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
25+
},
26+
{,
27+
"EventCode": "0x200fe",
28+
"EventName": "PM_DATA_FROM_L2MISS",
29+
"BriefDescription": "Demand LD - L2 Miss (not L2 hit)",
30+
"PublicDescription": ""
31+
},
32+
{,
33+
"EventCode": "0x1c04e",
34+
"EventName": "PM_DATA_FROM_L2MISS_MOD",
35+
"BriefDescription": "The processor's data cache was reloaded from a localtion other than the local core's L2 due to a demand load",
36+
"PublicDescription": "The processor's data cache was reloaded from a localtion other than the local core's L2 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
37+
},
38+
{,
39+
"EventCode": "0x3c040",
40+
"EventName": "PM_DATA_FROM_L2_DISP_CONFLICT_LDHITST",
41+
"BriefDescription": "The processor's data cache was reloaded from local core's L2 with load hit store conflict due to a demand load",
42+
"PublicDescription": "The processor's data cache was reloaded from local core's L2 with load hit store conflict due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
43+
},
44+
{,
45+
"EventCode": "0x4c040",
46+
"EventName": "PM_DATA_FROM_L2_DISP_CONFLICT_OTHER",
47+
"BriefDescription": "The processor's data cache was reloaded from local core's L2 with dispatch conflict due to a demand load",
48+
"PublicDescription": "The processor's data cache was reloaded from local core's L2 with dispatch conflict due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
49+
},
50+
{,
51+
"EventCode": "0x2c040",
52+
"EventName": "PM_DATA_FROM_L2_MEPF",
53+
"BriefDescription": "The processor's data cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state due to a demand load",
54+
"PublicDescription": "The processor's data cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
55+
},
56+
{,
57+
"EventCode": "0x1c040",
58+
"EventName": "PM_DATA_FROM_L2_NO_CONFLICT",
59+
"BriefDescription": "The processor's data cache was reloaded from local core's L2 without conflict due to a demand load",
60+
"PublicDescription": "The processor's data cache was reloaded from local core's L2 without conflict due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
61+
},
62+
{,
63+
"EventCode": "0x4c042",
64+
"EventName": "PM_DATA_FROM_L3",
65+
"BriefDescription": "The processor's data cache was reloaded from local core's L3 due to a demand load",
66+
"PublicDescription": "The processor's data cache was reloaded from local core's L3 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
67+
},
68+
{,
69+
"EventCode": "0x300fe",
70+
"EventName": "PM_DATA_FROM_L3MISS",
71+
"BriefDescription": "Demand LD - L3 Miss (not L2 hit and not L3 hit)",
72+
"PublicDescription": ""
73+
},
74+
{,
75+
"EventCode": "0x4c04e",
76+
"EventName": "PM_DATA_FROM_L3MISS_MOD",
77+
"BriefDescription": "The processor's data cache was reloaded from a localtion other than the local core's L3 due to a demand load",
78+
"PublicDescription": "The processor's data cache was reloaded from a localtion other than the local core's L3 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
79+
},
80+
{,
81+
"EventCode": "0x3c042",
82+
"EventName": "PM_DATA_FROM_L3_DISP_CONFLICT",
83+
"BriefDescription": "The processor's data cache was reloaded from local core's L3 with dispatch conflict due to a demand load",
84+
"PublicDescription": "The processor's data cache was reloaded from local core's L3 with dispatch conflict due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
85+
},
86+
{,
87+
"EventCode": "0x2c042",
88+
"EventName": "PM_DATA_FROM_L3_MEPF",
89+
"BriefDescription": "The processor's data cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state due to a demand load",
90+
"PublicDescription": "The processor's data cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
91+
},
92+
{,
93+
"EventCode": "0x1c044",
94+
"EventName": "PM_DATA_FROM_L3_NO_CONFLICT",
95+
"BriefDescription": "The processor's data cache was reloaded from local core's L3 without conflict due to a demand load",
96+
"PublicDescription": "The processor's data cache was reloaded from local core's L3 without conflict due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
97+
},
98+
{,
99+
"EventCode": "0x1c04c",
100+
"EventName": "PM_DATA_FROM_LL4",
101+
"BriefDescription": "The processor's data cache was reloaded from the local chip's L4 cache due to a demand load",
102+
"PublicDescription": "The processor's data cache was reloaded from the local chip's L4 cache due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
103+
},
104+
{,
105+
"EventCode": "0x4c04a",
106+
"EventName": "PM_DATA_FROM_OFF_CHIP_CACHE",
107+
"BriefDescription": "The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a demand load",
108+
"PublicDescription": "The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
109+
},
110+
{,
111+
"EventCode": "0x1c048",
112+
"EventName": "PM_DATA_FROM_ON_CHIP_CACHE",
113+
"BriefDescription": "The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to a demand load",
114+
"PublicDescription": "The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
115+
},
116+
{,
117+
"EventCode": "0x2c046",
118+
"EventName": "PM_DATA_FROM_RL2L3_MOD",
119+
"BriefDescription": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a demand load",
120+
"PublicDescription": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
121+
},
122+
{,
123+
"EventCode": "0x1c04a",
124+
"EventName": "PM_DATA_FROM_RL2L3_SHR",
125+
"BriefDescription": "The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a demand load",
126+
"PublicDescription": "The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
127+
},
128+
{,
129+
"EventCode": "0x3001a",
130+
"EventName": "PM_DATA_TABLEWALK_CYC",
131+
"BriefDescription": "Tablwalk Cycles (could be 1 or 2 active)",
132+
"PublicDescription": "Data Tablewalk Active"
133+
},
134+
{,
135+
"EventCode": "0x4e04e",
136+
"EventName": "PM_DPTEG_FROM_L3MISS",
137+
"BriefDescription": "A Page Table Entry was loaded into the TLB from a localtion other than the local core's L3 due to a data side request",
138+
"PublicDescription": ""
139+
},
140+
{,
141+
"EventCode": "0xd094",
142+
"EventName": "PM_DSLB_MISS",
143+
"BriefDescription": "Data SLB Miss - Total of all segment sizes",
144+
"PublicDescription": "Data SLB Miss - Total of all segment sizesData SLB misses"
145+
},
146+
{,
147+
"EventCode": "0x1002c",
148+
"EventName": "PM_L1_DCACHE_RELOADED_ALL",
149+
"BriefDescription": "L1 data cache reloaded for demand or prefetch",
150+
"PublicDescription": ""
151+
},
152+
{,
153+
"EventCode": "0x300f6",
154+
"EventName": "PM_L1_DCACHE_RELOAD_VALID",
155+
"BriefDescription": "DL1 reloaded due to Demand Load",
156+
"PublicDescription": ""
157+
},
158+
{,
159+
"EventCode": "0x3e054",
160+
"EventName": "PM_LD_MISS_L1",
161+
"BriefDescription": "Load Missed L1",
162+
"PublicDescription": ""
163+
},
164+
{,
165+
"EventCode": "0x100ee",
166+
"EventName": "PM_LD_REF_L1",
167+
"BriefDescription": "All L1 D cache load references counted at finish, gated by reject",
168+
"PublicDescription": "Load Ref count combined for all units"
169+
},
170+
{,
171+
"EventCode": "0x300f0",
172+
"EventName": "PM_ST_MISS_L1",
173+
"BriefDescription": "Store Missed L1",
174+
"PublicDescription": ""
175+
},
176+
]

‎tools/perf/pmu-events/arch/powerpc/power8/floating-point.json

Lines changed: 14 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,14 @@
1+
[
2+
{,
3+
"EventCode": "0x2000e",
4+
"EventName": "PM_FXU_BUSY",
5+
"BriefDescription": "fxu0 busy and fxu1 busy",
6+
"PublicDescription": ""
7+
},
8+
{,
9+
"EventCode": "0x1000e",
10+
"EventName": "PM_FXU_IDLE",
11+
"BriefDescription": "fxu0 idle and fxu1 idle",
12+
"PublicDescription": ""
13+
},
14+
]

0 commit comments

Comments
 (0)