Skip to content

Commit 3ff0a01

Browse files
Lee Jonesmcoquelin-stm32
authored andcommitted
ARM: dts: STiH407: Add nodes for RemoteProc
Signed-off-by: Ludovic Barre <[email protected]> Signed-off-by: Lee Jones <[email protected]> Signed-off-by: Maxime Coquelin <[email protected]>
1 parent 6e966f1 commit 3ff0a01

File tree

1 file changed

+40
-0
lines changed

1 file changed

+40
-0
lines changed

arch/arm/boot/dts/stih407-family.dtsi

Lines changed: 40 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -747,5 +747,45 @@
747747
mbox-name = "st231_audio_video";
748748
status = "okay";
749749
};
750+
751+
st231_gp0: remote-processor@40000000 {
752+
compatible = "st,st231-rproc";
753+
reg = <0x40000000 0x01000000>;
754+
resets = <&softreset STIH407_ST231_GP0_SOFTRESET>;
755+
reset-names = "sw_reset";
756+
clocks = <&clk_s_c0_flexgen CLK_ST231_GP_0>;
757+
clock-frequency = <600000000>;
758+
st,syscfg = <&syscfg_core 0x22c>;
759+
};
760+
761+
st231_gp1: remote-processor@41000000 {
762+
compatible = "st,st231-rproc";
763+
reg = <0x41000000 0x01000000>;
764+
resets = <&softreset STIH407_ST231_GP1_SOFTRESET>;
765+
reset-names = "sw_reset";
766+
clocks = <&clk_s_c0_flexgen CLK_ST231_GP_1>;
767+
clock-frequency = <600000000>;
768+
st,syscfg = <&syscfg_core 0x220>;
769+
};
770+
771+
st231_audio: remote-processor@42000000 {
772+
compatible = "st,st231-rproc";
773+
reg = <0x42000000 0x01000000>;
774+
resets = <&softreset STIH407_ST231_AUD_SOFTRESET>;
775+
reset-names = "sw_reset";
776+
clocks = <&clk_s_c0_flexgen CLK_ST231_AUD_0>;
777+
clock-frequency = <600000000>;
778+
st,syscfg = <&syscfg_core 0x228>;
779+
};
780+
781+
st231_dmu: remote-processor@43000000 {
782+
compatible = "st,st231-rproc";
783+
reg = <0x43000000 0x01000000>;
784+
resets = <&softreset STIH407_ST231_DMU_SOFTRESET>;
785+
reset-names = "sw_reset";
786+
clocks = <&clk_s_c0_flexgen CLK_ST231_DMU>;
787+
clock-frequency = <600000000>;
788+
st,syscfg = <&syscfg_core 0x224>;
789+
};
750790
};
751791
};

0 commit comments

Comments
 (0)