@@ -122,7 +122,7 @@ static void ironlake_pfit_disable(struct intel_crtc *crtc, bool force);
122
122
static void ironlake_pfit_enable (struct intel_crtc * crtc );
123
123
static void intel_modeset_setup_hw_state (struct drm_device * dev );
124
124
static void intel_pre_disable_primary_noatomic (struct drm_crtc * crtc );
125
- static int ilk_max_pixel_rate (struct drm_atomic_state * state );
125
+ static int intel_max_pixel_rate (struct drm_atomic_state * state );
126
126
static int glk_calc_cdclk (int max_pixclk );
127
127
static int bxt_calc_cdclk (int max_pixclk );
128
128
@@ -6566,40 +6566,11 @@ static int bxt_calc_cdclk(int max_pixclk)
6566
6566
return 144000 ;
6567
6567
}
6568
6568
6569
- /* Compute the max pixel clock for new configuration. */
6570
- static int intel_mode_max_pixclk (struct drm_device * dev ,
6571
- struct drm_atomic_state * state )
6572
- {
6573
- struct intel_atomic_state * intel_state = to_intel_atomic_state (state );
6574
- struct drm_i915_private * dev_priv = to_i915 (dev );
6575
- struct drm_crtc * crtc ;
6576
- struct drm_crtc_state * crtc_state ;
6577
- unsigned max_pixclk = 0 , i ;
6578
- enum pipe pipe ;
6579
-
6580
- memcpy (intel_state -> min_pixclk , dev_priv -> min_pixclk ,
6581
- sizeof (intel_state -> min_pixclk ));
6582
-
6583
- for_each_crtc_in_state (state , crtc , crtc_state , i ) {
6584
- int pixclk = 0 ;
6585
-
6586
- if (crtc_state -> enable )
6587
- pixclk = crtc_state -> adjusted_mode .crtc_clock ;
6588
-
6589
- intel_state -> min_pixclk [i ] = pixclk ;
6590
- }
6591
-
6592
- for_each_pipe (dev_priv , pipe )
6593
- max_pixclk = max (intel_state -> min_pixclk [pipe ], max_pixclk );
6594
-
6595
- return max_pixclk ;
6596
- }
6597
-
6598
6569
static int valleyview_modeset_calc_cdclk (struct drm_atomic_state * state )
6599
6570
{
6600
6571
struct drm_device * dev = state -> dev ;
6601
6572
struct drm_i915_private * dev_priv = to_i915 (dev );
6602
- int max_pixclk = intel_mode_max_pixclk ( dev , state );
6573
+ int max_pixclk = intel_max_pixel_rate ( state );
6603
6574
struct intel_atomic_state * intel_state =
6604
6575
to_intel_atomic_state (state );
6605
6576
@@ -6615,7 +6586,7 @@ static int valleyview_modeset_calc_cdclk(struct drm_atomic_state *state)
6615
6586
static int bxt_modeset_calc_cdclk (struct drm_atomic_state * state )
6616
6587
{
6617
6588
struct drm_i915_private * dev_priv = to_i915 (state -> dev );
6618
- int max_pixclk = ilk_max_pixel_rate (state );
6589
+ int max_pixclk = intel_max_pixel_rate (state );
6619
6590
struct intel_atomic_state * intel_state =
6620
6591
to_intel_atomic_state (state );
6621
6592
int cdclk ;
@@ -10315,7 +10286,7 @@ static int bdw_adjust_min_pipe_pixel_rate(struct intel_crtc_state *crtc_state,
10315
10286
}
10316
10287
10317
10288
/* compute the max rate for new configuration */
10318
- static int ilk_max_pixel_rate (struct drm_atomic_state * state )
10289
+ static int intel_max_pixel_rate (struct drm_atomic_state * state )
10319
10290
{
10320
10291
struct intel_atomic_state * intel_state = to_intel_atomic_state (state );
10321
10292
struct drm_i915_private * dev_priv = to_i915 (state -> dev );
@@ -10447,7 +10418,7 @@ static int broadwell_modeset_calc_cdclk(struct drm_atomic_state *state)
10447
10418
{
10448
10419
struct drm_i915_private * dev_priv = to_i915 (state -> dev );
10449
10420
struct intel_atomic_state * intel_state = to_intel_atomic_state (state );
10450
- int max_pixclk = ilk_max_pixel_rate (state );
10421
+ int max_pixclk = intel_max_pixel_rate (state );
10451
10422
int cdclk ;
10452
10423
10453
10424
/*
@@ -10483,7 +10454,7 @@ static int skl_modeset_calc_cdclk(struct drm_atomic_state *state)
10483
10454
{
10484
10455
struct intel_atomic_state * intel_state = to_intel_atomic_state (state );
10485
10456
struct drm_i915_private * dev_priv = to_i915 (state -> dev );
10486
- const int max_pixclk = ilk_max_pixel_rate (state );
10457
+ const int max_pixclk = intel_max_pixel_rate (state );
10487
10458
int vco = intel_state -> cdclk_pll_vco ;
10488
10459
int cdclk ;
10489
10460
0 commit comments