Skip to content

Commit 5ce0bad

Browse files
dnltzmmind
authored andcommitted
ARM: dts: rockchip: Remove 1.8 GHz operation point from phycore som
Rockchip recommends to run the CPU cores only with operations points of 1.6 GHz or lower. Removed the cpu0 node with too high operation points and use the default values instead. Fixes: 903d31e ("ARM: dts: rockchip: Add support for phyCORE-RK3288 SoM") Cc: [email protected] Signed-off-by: Daniel Schultz <[email protected]> Signed-off-by: Heiko Stuebner <[email protected]>
1 parent 7928b2c commit 5ce0bad

File tree

1 file changed

+0
-20
lines changed

1 file changed

+0
-20
lines changed

arch/arm/boot/dts/rk3288-phycore-som.dtsi

Lines changed: 0 additions & 20 deletions
Original file line numberDiff line numberDiff line change
@@ -110,26 +110,6 @@
110110
};
111111
};
112112

113-
&cpu0 {
114-
cpu0-supply = <&vdd_cpu>;
115-
operating-points = <
116-
/* KHz uV */
117-
1800000 1400000
118-
1608000 1350000
119-
1512000 1300000
120-
1416000 1200000
121-
1200000 1100000
122-
1008000 1050000
123-
816000 1000000
124-
696000 950000
125-
600000 900000
126-
408000 900000
127-
312000 900000
128-
216000 900000
129-
126000 900000
130-
>;
131-
};
132-
133113
&emmc {
134114
status = "okay";
135115
bus-width = <8>;

0 commit comments

Comments
 (0)