Skip to content

Commit 60135db

Browse files
Laurent Pinchartmchehab
authored andcommitted
[media] dt-bindings: Add Renesas R-Car FCP DT bindings
The FCP is a companion module of video processing modules in the Renesas R-Car Gen3 SoCs. It provides data compression and decompression, data caching, and conversion of AXI transactions in order to reduce the memory bandwidth. Signed-off-by: Laurent Pinchart <[email protected]> Acked-by: Geert Uytterhoeven <[email protected]> Acked-by: Rob Herring <[email protected]> Signed-off-by: Mauro Carvalho Chehab <[email protected]>
1 parent 0db5c79 commit 60135db

File tree

1 file changed

+32
-0
lines changed

1 file changed

+32
-0
lines changed
Lines changed: 32 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,32 @@
1+
Renesas R-Car Frame Compression Processor (FCP)
2+
-----------------------------------------------
3+
4+
The FCP is a companion module of video processing modules in the Renesas R-Car
5+
Gen3 SoCs. It provides data compression and decompression, data caching, and
6+
conversion of AXI transactions in order to reduce the memory bandwidth.
7+
8+
There are three types of FCP: FCP for Codec (FCPC), FCP for VSP (FCPV) and FCP
9+
for FDP (FCPF). Their configuration and behaviour depend on the module they
10+
are paired with. These DT bindings currently support the FCPV only.
11+
12+
- compatible: Must be one or more of the following
13+
14+
- "renesas,r8a7795-fcpv" for R8A7795 (R-Car H3) compatible 'FCP for VSP'
15+
- "renesas,fcpv" for generic compatible 'FCP for VSP'
16+
17+
When compatible with the generic version, nodes must list the
18+
SoC-specific version corresponding to the platform first, followed by the
19+
family-specific and/or generic versions.
20+
21+
- reg: the register base and size for the device registers
22+
- clocks: Reference to the functional clock
23+
24+
25+
Device node example
26+
-------------------
27+
28+
fcpvd1: fcp@fea2f000 {
29+
compatible = "renesas,r8a7795-fcpv", "renesas,fcpv";
30+
reg = <0 0xfea2f000 0 0x200>;
31+
clocks = <&cpg CPG_MOD 602>;
32+
};

0 commit comments

Comments
 (0)