Skip to content

Commit 6282a6c

Browse files
blarson866broonie
authored andcommitted
spi: dw: Add AMD Pensando Elba SoC SPI Controller
The AMD Pensando Elba SoC has integrated the DW APB SPI Controller Signed-off-by: Brad Larson <[email protected]> Reviewed-by: Krzysztof Kozlowski <[email protected]> Reviewed-by: Serge Semin <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Mark Brown <[email protected]>
1 parent 6d87552 commit 6282a6c

File tree

1 file changed

+19
-0
lines changed

1 file changed

+19
-0
lines changed

Documentation/devicetree/bindings/spi/snps,dw-apb-ssi.yaml

Lines changed: 19 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -37,6 +37,17 @@ allOf:
3737
else:
3838
required:
3939
- interrupts
40+
- if:
41+
properties:
42+
compatible:
43+
contains:
44+
const: amd,pensando-elba-spi
45+
then:
46+
required:
47+
- amd,pensando-elba-syscon
48+
else:
49+
properties:
50+
amd,pensando-elba-syscon: false
4051

4152
properties:
4253
compatible:
@@ -63,6 +74,8 @@ properties:
6374
const: intel,keembay-ssi
6475
- description: Intel Thunder Bay SPI Controller
6576
const: intel,thunderbay-ssi
77+
- description: AMD Pensando Elba SoC SPI Controller
78+
const: amd,pensando-elba-spi
6679
- description: Baikal-T1 SPI Controller
6780
const: baikal,bt1-ssi
6881
- description: Baikal-T1 System Boot SPI Controller
@@ -136,6 +149,12 @@ properties:
136149
of the designware controller, and the upper limit is also subject to
137150
controller configuration.
138151
152+
amd,pensando-elba-syscon:
153+
$ref: /schemas/types.yaml#/definitions/phandle-array
154+
description:
155+
Block address to control SPI chip-selects. The Elba SoC system controller
156+
provides an interface to override the native DWC SSI CS control.
157+
139158
patternProperties:
140159
"^.*@[0-9a-f]+$":
141160
type: object

0 commit comments

Comments
 (0)