Skip to content

Commit 68f4689

Browse files
masahir0yolofj
masahir0y
authored and
olofj
committed
ARM: dts: uniphier: add I2C controller device nodes
Add I2C controller device nodes for PH1-sLD3, PH1-LD4, PH1-sLD8 (FIFO-less I2C) and PH1-Pro4 (FIFO-builtin I2C). Signed-off-by: Masahiro Yamada <[email protected]> Signed-off-by: Olof Johansson <[email protected]>
1 parent b9efb8e commit 68f4689

9 files changed

+314
-0
lines changed

‎arch/arm/boot/dts/uniphier-ph1-ld4-ref.dts

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -65,6 +65,10 @@
6565
serial1 = &serial1;
6666
serial2 = &serial2;
6767
serial3 = &serial3;
68+
i2c0 = &i2c0;
69+
i2c1 = &i2c1;
70+
i2c2 = &i2c2;
71+
i2c3 = &i2c3;
6872
};
6973
};
7074

@@ -93,6 +97,10 @@
9397
status = "okay";
9498
};
9599

100+
&i2c0 {
101+
status = "okay";
102+
};
103+
96104
&usb0 {
97105
status = "okay";
98106
};

‎arch/arm/boot/dts/uniphier-ph1-ld4.dtsi

Lines changed: 58 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -70,6 +70,12 @@
7070
compatible = "fixed-clock";
7171
clock-frequency = <36864000>;
7272
};
73+
74+
iobus_clk: iobus_clk {
75+
#clock-cells = <0>;
76+
compatible = "fixed-clock";
77+
clock-frequency = <100000000>;
78+
};
7379
};
7480

7581
soc {
@@ -129,6 +135,58 @@
129135
fifo-size = <64>;
130136
};
131137

138+
i2c0: i2c@58400000 {
139+
compatible = "socionext,uniphier-i2c";
140+
status = "disabled";
141+
reg = <0x58400000 0x40>;
142+
#address-cells = <1>;
143+
#size-cells = <0>;
144+
pinctrl-names = "default";
145+
pinctrl-0 = <&pinctrl_i2c0>;
146+
interrupts = <0 41 1>;
147+
clocks = <&iobus_clk>;
148+
clock-frequency = <100000>;
149+
};
150+
151+
i2c1: i2c@58480000 {
152+
compatible = "socionext,uniphier-i2c";
153+
status = "disabled";
154+
reg = <0x58480000 0x40>;
155+
#address-cells = <1>;
156+
#size-cells = <0>;
157+
pinctrl-names = "default";
158+
pinctrl-0 = <&pinctrl_i2c1>;
159+
interrupts = <0 42 1>;
160+
clocks = <&iobus_clk>;
161+
clock-frequency = <100000>;
162+
};
163+
164+
/* chip-internal connection for DMD */
165+
i2c2: i2c@58500000 {
166+
compatible = "socionext,uniphier-i2c";
167+
reg = <0x58500000 0x40>;
168+
#address-cells = <1>;
169+
#size-cells = <0>;
170+
pinctrl-names = "default";
171+
pinctrl-0 = <&pinctrl_i2c2>;
172+
interrupts = <0 43 1>;
173+
clocks = <&iobus_clk>;
174+
clock-frequency = <400000>;
175+
};
176+
177+
i2c3: i2c@58580000 {
178+
compatible = "socionext,uniphier-i2c";
179+
status = "disabled";
180+
reg = <0x58580000 0x40>;
181+
#address-cells = <1>;
182+
#size-cells = <0>;
183+
pinctrl-names = "default";
184+
pinctrl-0 = <&pinctrl_i2c3>;
185+
interrupts = <0 44 1>;
186+
clocks = <&iobus_clk>;
187+
clock-frequency = <100000>;
188+
};
189+
132190
system-bus-controller-misc@59800000 {
133191
compatible = "socionext,uniphier-system-bus-controller-misc",
134192
"syscon";

‎arch/arm/boot/dts/uniphier-ph1-pro4-ref.dts

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -65,6 +65,12 @@
6565
serial1 = &serial1;
6666
serial2 = &serial2;
6767
serial3 = &serial3;
68+
i2c0 = &i2c0;
69+
i2c1 = &i2c1;
70+
i2c2 = &i2c2;
71+
i2c3 = &i2c3;
72+
i2c5 = &i2c5;
73+
i2c6 = &i2c6;
6874
};
6975
};
7076

@@ -93,6 +99,10 @@
9399
status = "okay";
94100
};
95101

102+
&i2c0 {
103+
status = "okay";
104+
};
105+
96106
&usb2 {
97107
status = "okay";
98108
};

‎arch/arm/boot/dts/uniphier-ph1-pro4.dtsi

Lines changed: 82 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -77,6 +77,12 @@
7777
compatible = "fixed-clock";
7878
clock-frequency = <73728000>;
7979
};
80+
81+
i2c_clk: i2c_clk {
82+
#clock-cells = <0>;
83+
compatible = "fixed-clock";
84+
clock-frequency = <50000000>;
85+
};
8086
};
8187

8288
soc {
@@ -136,6 +142,82 @@
136142
fifo-size = <64>;
137143
};
138144

145+
i2c0: i2c@58780000 {
146+
compatible = "socionext,uniphier-fi2c";
147+
status = "disabled";
148+
reg = <0x58780000 0x80>;
149+
#address-cells = <1>;
150+
#size-cells = <0>;
151+
pinctrl-names = "default";
152+
pinctrl-0 = <&pinctrl_i2c0>;
153+
interrupts = <0 41 4>;
154+
clocks = <&i2c_clk>;
155+
clock-frequency = <100000>;
156+
};
157+
158+
i2c1: i2c@58781000 {
159+
compatible = "socionext,uniphier-fi2c";
160+
status = "disabled";
161+
reg = <0x58781000 0x80>;
162+
#address-cells = <1>;
163+
#size-cells = <0>;
164+
pinctrl-names = "default";
165+
pinctrl-0 = <&pinctrl_i2c1>;
166+
interrupts = <0 42 4>;
167+
clocks = <&i2c_clk>;
168+
clock-frequency = <100000>;
169+
};
170+
171+
i2c2: i2c@58782000 {
172+
compatible = "socionext,uniphier-fi2c";
173+
status = "disabled";
174+
reg = <0x58782000 0x80>;
175+
#address-cells = <1>;
176+
#size-cells = <0>;
177+
pinctrl-names = "default";
178+
pinctrl-0 = <&pinctrl_i2c2>;
179+
interrupts = <0 43 4>;
180+
clocks = <&i2c_clk>;
181+
clock-frequency = <100000>;
182+
};
183+
184+
i2c3: i2c@58783000 {
185+
compatible = "socionext,uniphier-fi2c";
186+
status = "disabled";
187+
reg = <0x58783000 0x80>;
188+
#address-cells = <1>;
189+
#size-cells = <0>;
190+
pinctrl-names = "default";
191+
pinctrl-0 = <&pinctrl_i2c3>;
192+
interrupts = <0 44 4>;
193+
clocks = <&i2c_clk>;
194+
clock-frequency = <100000>;
195+
};
196+
197+
/* i2c4 does not exist */
198+
199+
/* chip-internal connection for DMD */
200+
i2c5: i2c@58785000 {
201+
compatible = "socionext,uniphier-fi2c";
202+
reg = <0x58785000 0x80>;
203+
#address-cells = <1>;
204+
#size-cells = <0>;
205+
interrupts = <0 25 4>;
206+
clocks = <&i2c_clk>;
207+
clock-frequency = <400000>;
208+
};
209+
210+
/* chip-internal connection for HDMI */
211+
i2c6: i2c@58786000 {
212+
compatible = "socionext,uniphier-fi2c";
213+
reg = <0x58786000 0x80>;
214+
#address-cells = <1>;
215+
#size-cells = <0>;
216+
interrupts = <0 26 4>;
217+
clocks = <&i2c_clk>;
218+
clock-frequency = <400000>;
219+
};
220+
139221
system-bus-controller-misc@59800000 {
140222
compatible = "socionext,uniphier-system-bus-controller-misc",
141223
"syscon";

‎arch/arm/boot/dts/uniphier-ph1-sld3-ref.dts

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -65,6 +65,11 @@
6565
serial0 = &serial0;
6666
serial1 = &serial1;
6767
serial2 = &serial2;
68+
i2c0 = &i2c0;
69+
i2c1 = &i2c1;
70+
i2c2 = &i2c2;
71+
i2c3 = &i2c3;
72+
i2c4 = &i2c4;
6873
};
6974
};
7075

@@ -93,6 +98,10 @@
9398
status = "okay";
9499
};
95100

101+
&i2c0 {
102+
status = "okay";
103+
};
104+
96105
&usb0 {
97106
status = "okay";
98107
};

‎arch/arm/boot/dts/uniphier-ph1-sld3.dtsi

Lines changed: 61 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -77,6 +77,12 @@
7777
compatible = "fixed-clock";
7878
clock-frequency = <36864000>;
7979
};
80+
81+
iobus_clk: iobus_clk {
82+
#clock-cells = <0>;
83+
compatible = "fixed-clock";
84+
clock-frequency = <100000000>;
85+
};
8086
};
8187

8288
soc {
@@ -141,6 +147,61 @@
141147
fifo-size = <64>;
142148
};
143149

150+
i2c0: i2c@58400000 {
151+
compatible = "socionext,uniphier-i2c";
152+
status = "disabled";
153+
reg = <0x58400000 0x40>;
154+
#address-cells = <1>;
155+
#size-cells = <0>;
156+
interrupts = <0 41 1>;
157+
clocks = <&iobus_clk>;
158+
clock-frequency = <100000>;
159+
};
160+
161+
i2c1: i2c@58480000 {
162+
compatible = "socionext,uniphier-i2c";
163+
status = "disabled";
164+
reg = <0x58480000 0x40>;
165+
#address-cells = <1>;
166+
#size-cells = <0>;
167+
interrupts = <0 42 1>;
168+
clocks = <&iobus_clk>;
169+
clock-frequency = <100000>;
170+
};
171+
172+
i2c2: i2c@58500000 {
173+
compatible = "socionext,uniphier-i2c";
174+
status = "disabled";
175+
reg = <0x58500000 0x40>;
176+
#address-cells = <1>;
177+
#size-cells = <0>;
178+
interrupts = <0 43 1>;
179+
clocks = <&iobus_clk>;
180+
clock-frequency = <100000>;
181+
};
182+
183+
i2c3: i2c@58580000 {
184+
compatible = "socionext,uniphier-i2c";
185+
status = "disabled";
186+
reg = <0x58580000 0x40>;
187+
#address-cells = <1>;
188+
#size-cells = <0>;
189+
interrupts = <0 44 1>;
190+
clocks = <&iobus_clk>;
191+
clock-frequency = <100000>;
192+
};
193+
194+
/* chip-internal connection for DMD */
195+
i2c4: i2c@58600000 {
196+
compatible = "socionext,uniphier-i2c";
197+
reg = <0x58600000 0x40>;
198+
#address-cells = <1>;
199+
#size-cells = <0>;
200+
interrupts = <0 45 1>;
201+
clocks = <&iobus_clk>;
202+
clock-frequency = <400000>;
203+
};
204+
144205
system-bus-controller-misc@59800000 {
145206
compatible = "socionext,uniphier-system-bus-controller-misc",
146207
"syscon";

‎arch/arm/boot/dts/uniphier-ph1-sld8-ref.dts

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -65,6 +65,10 @@
6565
serial1 = &serial1;
6666
serial2 = &serial2;
6767
serial3 = &serial3;
68+
i2c0 = &i2c0;
69+
i2c1 = &i2c1;
70+
i2c2 = &i2c2;
71+
i2c3 = &i2c3;
6872
};
6973
};
7074

@@ -93,6 +97,10 @@
9397
status = "okay";
9498
};
9599

100+
&i2c0 {
101+
status = "okay";
102+
};
103+
96104
&usb0 {
97105
status = "okay";
98106
};

0 commit comments

Comments
 (0)