Skip to content

Commit 6f15b17

Browse files
shubhraamdbp3tk0v
authored andcommitted
EDAC/versal: Add a Xilinx Versal memory controller driver
Add a EDAC driver for the RAS capabilities on the Xilinx integrated DDR Memory Controllers (DDRMCs) which support both DDR4 and LPDDR4/4X memory interfaces. It has four programmable Network-on-Chip (NoC) interface ports and is designed to handle multiple streams of traffic. The driver reports correctable and uncorrectable errors, and also creates debugfs entries for testing through error injection. [ bp: - Add a pointer to the documentation about the register unlock code. - Squash in a fix for a Smatch static checker issue as reported by Dan Carpenter: https://lore.kernel.org/r/[email protected] ] Co-developed-by: Sai Krishna Potthuri <[email protected]> Signed-off-by: Sai Krishna Potthuri <[email protected]> Signed-off-by: Shubhrajyoti Datta <[email protected]> Signed-off-by: Borislav Petkov (AMD) <[email protected]> Link: https://lore.kernel.org/r/[email protected]
1 parent 82bcca7 commit 6f15b17

File tree

5 files changed

+1101
-0
lines changed

5 files changed

+1101
-0
lines changed

MAINTAINERS

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -23719,6 +23719,13 @@ F: Documentation/devicetree/bindings/media/xilinx/
2371923719
F: drivers/media/platform/xilinx/
2372023720
F: include/uapi/linux/xilinx-v4l2-controls.h
2372123721

23722+
XILINX VERSAL EDAC DRIVER
23723+
M: Shubhrajyoti Datta <[email protected]>
23724+
M: Sai Krishna Potthuri <[email protected]>
23725+
S: Maintained
23726+
F: Documentation/devicetree/bindings/memory-controllers/xlnx,versal-ddrmc-edac.yaml
23727+
F: drivers/edac/versal_edac.c
23728+
2372223729
XILINX WATCHDOG DRIVER
2372323730
M: Srinivas Neeli <[email protected]>
2372423731
R: Shubhrajyoti Datta <[email protected]>

drivers/edac/Kconfig

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -561,4 +561,16 @@ config EDAC_NPCM
561561
error detection (in-line ECC in which a section 1/8th of the memory
562562
device used to store data is used for ECC storage).
563563

564+
config EDAC_VERSAL
565+
tristate "Xilinx Versal DDR Memory Controller"
566+
depends on ARCH_ZYNQMP || COMPILE_TEST
567+
help
568+
Support for error detection and correction on the Xilinx Versal DDR
569+
memory controller.
570+
571+
Report both single bit errors (CE) and double bit errors (UE).
572+
Support injecting both correctable and uncorrectable errors
573+
for debugging purposes.
574+
575+
564576
endif # EDAC

drivers/edac/Makefile

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -86,3 +86,4 @@ obj-$(CONFIG_EDAC_BLUEFIELD) += bluefield_edac.o
8686
obj-$(CONFIG_EDAC_DMC520) += dmc520_edac.o
8787
obj-$(CONFIG_EDAC_NPCM) += npcm_edac.o
8888
obj-$(CONFIG_EDAC_ZYNQMP) += zynqmp_edac.o
89+
obj-$(CONFIG_EDAC_VERSAL) += versal_edac.o

0 commit comments

Comments
 (0)