@@ -2300,7 +2300,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2300
2300
.arl_bins = 2 ,
2301
2301
.arl_buckets = 1024 ,
2302
2302
.imp_port = 5 ,
2303
- .cpu_port = B53_CPU_PORT_25 ,
2304
2303
.duplex_reg = B53_DUPLEX_STAT_FE ,
2305
2304
},
2306
2305
{
@@ -2311,7 +2310,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2311
2310
.arl_bins = 2 ,
2312
2311
.arl_buckets = 1024 ,
2313
2312
.imp_port = 5 ,
2314
- .cpu_port = B53_CPU_PORT_25 ,
2315
2313
.duplex_reg = B53_DUPLEX_STAT_FE ,
2316
2314
},
2317
2315
{
@@ -2322,7 +2320,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2322
2320
.arl_bins = 4 ,
2323
2321
.arl_buckets = 1024 ,
2324
2322
.imp_port = 8 ,
2325
- .cpu_port = B53_CPU_PORT ,
2326
2323
.vta_regs = B53_VTA_REGS ,
2327
2324
.duplex_reg = B53_DUPLEX_STAT_GE ,
2328
2325
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2336,7 +2333,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2336
2333
.arl_bins = 4 ,
2337
2334
.arl_buckets = 1024 ,
2338
2335
.imp_port = 8 ,
2339
- .cpu_port = B53_CPU_PORT ,
2340
2336
.vta_regs = B53_VTA_REGS ,
2341
2337
.duplex_reg = B53_DUPLEX_STAT_GE ,
2342
2338
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2350,7 +2346,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2350
2346
.arl_bins = 4 ,
2351
2347
.arl_buckets = 1024 ,
2352
2348
.imp_port = 8 ,
2353
- .cpu_port = B53_CPU_PORT ,
2354
2349
.vta_regs = B53_VTA_REGS_9798 ,
2355
2350
.duplex_reg = B53_DUPLEX_STAT_GE ,
2356
2351
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2364,7 +2359,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2364
2359
.arl_bins = 4 ,
2365
2360
.arl_buckets = 1024 ,
2366
2361
.imp_port = 8 ,
2367
- .cpu_port = B53_CPU_PORT ,
2368
2362
.vta_regs = B53_VTA_REGS_9798 ,
2369
2363
.duplex_reg = B53_DUPLEX_STAT_GE ,
2370
2364
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2379,7 +2373,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2379
2373
.arl_buckets = 1024 ,
2380
2374
.vta_regs = B53_VTA_REGS ,
2381
2375
.imp_port = 8 ,
2382
- .cpu_port = B53_CPU_PORT ,
2383
2376
.duplex_reg = B53_DUPLEX_STAT_GE ,
2384
2377
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
2385
2378
.jumbo_size_reg = B53_JUMBO_MAX_SIZE ,
@@ -2392,7 +2385,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2392
2385
.arl_bins = 4 ,
2393
2386
.arl_buckets = 1024 ,
2394
2387
.imp_port = 8 ,
2395
- .cpu_port = B53_CPU_PORT ,
2396
2388
.vta_regs = B53_VTA_REGS ,
2397
2389
.duplex_reg = B53_DUPLEX_STAT_GE ,
2398
2390
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2406,7 +2398,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2406
2398
.arl_bins = 4 ,
2407
2399
.arl_buckets = 1024 ,
2408
2400
.imp_port = 8 ,
2409
- .cpu_port = B53_CPU_PORT ,
2410
2401
.vta_regs = B53_VTA_REGS ,
2411
2402
.duplex_reg = B53_DUPLEX_STAT_GE ,
2412
2403
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2420,7 +2411,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2420
2411
.arl_bins = 4 ,
2421
2412
.arl_buckets = 1024 ,
2422
2413
.imp_port = 8 ,
2423
- .cpu_port = B53_CPU_PORT ,
2424
2414
.vta_regs = B53_VTA_REGS_63XX ,
2425
2415
.duplex_reg = B53_DUPLEX_STAT_63XX ,
2426
2416
.jumbo_pm_reg = B53_JUMBO_PORT_MASK_63XX ,
@@ -2434,7 +2424,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2434
2424
.arl_bins = 4 ,
2435
2425
.arl_buckets = 1024 ,
2436
2426
.imp_port = 8 ,
2437
- .cpu_port = B53_CPU_PORT_25 , /* TODO: auto detect */
2438
2427
.vta_regs = B53_VTA_REGS ,
2439
2428
.duplex_reg = B53_DUPLEX_STAT_GE ,
2440
2429
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2448,7 +2437,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2448
2437
.arl_bins = 4 ,
2449
2438
.arl_buckets = 1024 ,
2450
2439
.imp_port = 8 ,
2451
- .cpu_port = B53_CPU_PORT_25 , /* TODO: auto detect */
2452
2440
.vta_regs = B53_VTA_REGS ,
2453
2441
.duplex_reg = B53_DUPLEX_STAT_GE ,
2454
2442
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2462,7 +2450,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2462
2450
.arl_bins = 4 ,
2463
2451
.arl_buckets = 1024 ,
2464
2452
.imp_port = 8 ,
2465
- .cpu_port = B53_CPU_PORT_25 , /* TODO: auto detect */
2466
2453
.vta_regs = B53_VTA_REGS ,
2467
2454
.duplex_reg = B53_DUPLEX_STAT_GE ,
2468
2455
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2476,7 +2463,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2476
2463
.arl_bins = 4 ,
2477
2464
.arl_buckets = 1024 ,
2478
2465
.imp_port = 8 ,
2479
- .cpu_port = B53_CPU_PORT_25 , /* TODO: auto detect */
2480
2466
.vta_regs = B53_VTA_REGS ,
2481
2467
.duplex_reg = B53_DUPLEX_STAT_GE ,
2482
2468
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2490,7 +2476,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2490
2476
.arl_bins = 4 ,
2491
2477
.arl_buckets = 1024 ,
2492
2478
.imp_port = 8 ,
2493
- .cpu_port = B53_CPU_PORT_25 , /* TODO: auto detect */
2494
2479
.vta_regs = B53_VTA_REGS ,
2495
2480
.duplex_reg = B53_DUPLEX_STAT_GE ,
2496
2481
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2504,7 +2489,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2504
2489
.arl_bins = 4 ,
2505
2490
.arl_buckets = 1024 ,
2506
2491
.imp_port = 8 ,
2507
- .cpu_port = B53_CPU_PORT ,
2508
2492
.vta_regs = B53_VTA_REGS ,
2509
2493
.duplex_reg = B53_DUPLEX_STAT_GE ,
2510
2494
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2518,7 +2502,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2518
2502
.arl_bins = 4 ,
2519
2503
.arl_buckets = 1024 ,
2520
2504
.imp_port = 8 ,
2521
- .cpu_port = B53_CPU_PORT ,
2522
2505
.vta_regs = B53_VTA_REGS ,
2523
2506
.duplex_reg = B53_DUPLEX_STAT_GE ,
2524
2507
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2533,7 +2516,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2533
2516
.arl_bins = 4 ,
2534
2517
.arl_buckets = 256 ,
2535
2518
.imp_port = 8 ,
2536
- .cpu_port = 8 , /* TODO: ports 4, 5, 8 */
2537
2519
.vta_regs = B53_VTA_REGS ,
2538
2520
.duplex_reg = B53_DUPLEX_STAT_GE ,
2539
2521
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2547,7 +2529,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2547
2529
.arl_bins = 4 ,
2548
2530
.arl_buckets = 1024 ,
2549
2531
.imp_port = 8 ,
2550
- .cpu_port = B53_CPU_PORT ,
2551
2532
.vta_regs = B53_VTA_REGS ,
2552
2533
.duplex_reg = B53_DUPLEX_STAT_GE ,
2553
2534
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2561,7 +2542,6 @@ static const struct b53_chip_data b53_switch_chips[] = {
2561
2542
.arl_bins = 4 ,
2562
2543
.arl_buckets = 256 ,
2563
2544
.imp_port = 8 ,
2564
- .cpu_port = B53_CPU_PORT ,
2565
2545
.vta_regs = B53_VTA_REGS ,
2566
2546
.duplex_reg = B53_DUPLEX_STAT_GE ,
2567
2547
.jumbo_pm_reg = B53_JUMBO_PORT_MASK ,
@@ -2587,7 +2567,6 @@ static int b53_switch_init(struct b53_device *dev)
2587
2567
dev -> vta_regs [2 ] = chip -> vta_regs [2 ];
2588
2568
dev -> jumbo_pm_reg = chip -> jumbo_pm_reg ;
2589
2569
dev -> imp_port = chip -> imp_port ;
2590
- dev -> cpu_port = chip -> cpu_port ;
2591
2570
dev -> num_vlans = chip -> vlans ;
2592
2571
dev -> num_arl_bins = chip -> arl_bins ;
2593
2572
dev -> num_arl_buckets = chip -> arl_buckets ;
@@ -2619,13 +2598,6 @@ static int b53_switch_init(struct b53_device *dev)
2619
2598
break ;
2620
2599
#endif
2621
2600
}
2622
- } else if (dev -> chip_id == BCM53115_DEVICE_ID ) {
2623
- u64 strap_value ;
2624
-
2625
- b53_read48 (dev , B53_STAT_PAGE , B53_STRAP_VALUE , & strap_value );
2626
- /* use second IMP port if GMII is enabled */
2627
- if (strap_value & SV_GMII_CTRL_115 )
2628
- dev -> cpu_port = 5 ;
2629
2601
}
2630
2602
2631
2603
dev -> num_ports = fls (dev -> enabled_ports );
0 commit comments