|
132 | 132 | "Unit": "CHA"
|
133 | 133 | },
|
134 | 134 | {
|
135 |
| - "BriefDescription": "LLC misses - Uncacheable reads (from cpu) . Derived from unc_cha_tor_inserts.ia_miss", |
| 135 | + "BriefDescription": "TOR Inserts : All requests from iA Cores that Missed the LLC", |
136 | 136 | "Counter": "0,1,2,3",
|
137 | 137 | "CounterType": "PGMABLE",
|
138 | 138 | "EventCode": "0x35",
|
139 |
| - "EventName": "LLC_MISSES.UNCACHEABLE", |
140 |
| - "Filter": "config1=0x40e33", |
| 139 | + "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS", |
141 | 140 | "PerPkg": "1",
|
142 | 141 | "UMask": "0xC001FE01",
|
143 | 142 | "UMaskExt": "0xC001FE",
|
144 | 143 | "Unit": "CHA"
|
145 | 144 | },
|
146 | 145 | {
|
147 |
| - "BriefDescription": "LLC misses - Uncacheable reads (from cpu) ", |
| 146 | + "BriefDescription": "LLC misses - Uncacheable reads (from cpu) . Derived from unc_cha_tor_inserts.ia_miss", |
148 | 147 | "Counter": "0,1,2,3",
|
149 | 148 | "CounterType": "PGMABLE",
|
150 | 149 | "EventCode": "0x35",
|
151 |
| - "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS", |
| 150 | + "EventName": "LLC_MISSES.UNCACHEABLE", |
152 | 151 | "Filter": "config1=0x40e33",
|
153 | 152 | "PerPkg": "1",
|
154 | 153 | "UMask": "0xC001FE01",
|
|
167 | 166 | "UMaskExt": "0xC001FE",
|
168 | 167 | "Unit": "CHA"
|
169 | 168 | },
|
170 |
| - { |
171 |
| - "BriefDescription": "MMIO reads", |
172 |
| - "Counter": "0,1,2,3", |
173 |
| - "CounterType": "PGMABLE", |
174 |
| - "EventCode": "0x35", |
175 |
| - "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS", |
176 |
| - "Filter": "config1=0x40040e33", |
177 |
| - "PerPkg": "1", |
178 |
| - "UMask": "0xC001FE01", |
179 |
| - "UMaskExt": "0xC001FE", |
180 |
| - "Unit": "CHA" |
181 |
| - }, |
182 | 169 | {
|
183 | 170 | "BriefDescription": "MMIO writes. Derived from unc_cha_tor_inserts.ia_miss",
|
184 | 171 | "Counter": "0,1,2,3",
|
|
191 | 178 | "UMaskExt": "0xC001FE",
|
192 | 179 | "Unit": "CHA"
|
193 | 180 | },
|
194 |
| - { |
195 |
| - "BriefDescription": "MMIO writes", |
196 |
| - "Counter": "0,1,2,3", |
197 |
| - "CounterType": "PGMABLE", |
198 |
| - "EventCode": "0x35", |
199 |
| - "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS", |
200 |
| - "Filter": "config1=0x40041e33", |
201 |
| - "PerPkg": "1", |
202 |
| - "UMask": "0xC001FE01", |
203 |
| - "UMaskExt": "0xC001FE", |
204 |
| - "Unit": "CHA" |
205 |
| - }, |
206 | 181 | {
|
207 | 182 | "BriefDescription": "Streaming stores (full cache line). Derived from unc_cha_tor_inserts.ia_miss",
|
208 | 183 | "Counter": "0,1,2,3",
|
|
216 | 191 | "UMaskExt": "0xC001FE",
|
217 | 192 | "Unit": "CHA"
|
218 | 193 | },
|
219 |
| - { |
220 |
| - "BriefDescription": "Streaming stores (full cache line)", |
221 |
| - "Counter": "0,1,2,3", |
222 |
| - "CounterType": "PGMABLE", |
223 |
| - "EventCode": "0x35", |
224 |
| - "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS", |
225 |
| - "Filter": "config1=0x41833", |
226 |
| - "PerPkg": "1", |
227 |
| - "ScaleUnit": "64Bytes", |
228 |
| - "UMask": "0xC001FE01", |
229 |
| - "UMaskExt": "0xC001FE", |
230 |
| - "Unit": "CHA" |
231 |
| - }, |
232 | 194 | {
|
233 | 195 | "BriefDescription": "Streaming stores (partial cache line). Derived from unc_cha_tor_inserts.ia_miss",
|
234 | 196 | "Counter": "0,1,2,3",
|
|
242 | 204 | "UMaskExt": "0xC001FE",
|
243 | 205 | "Unit": "CHA"
|
244 | 206 | },
|
245 |
| - { |
246 |
| - "BriefDescription": "Streaming stores (partial cache line)", |
247 |
| - "Counter": "0,1,2,3", |
248 |
| - "CounterType": "PGMABLE", |
249 |
| - "EventCode": "0x35", |
250 |
| - "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS", |
251 |
| - "Filter": "config1=0x41a33", |
252 |
| - "PerPkg": "1", |
253 |
| - "ScaleUnit": "64Bytes", |
254 |
| - "UMask": "0xC001FE01", |
255 |
| - "UMaskExt": "0xC001FE", |
256 |
| - "Unit": "CHA" |
257 |
| - }, |
258 | 207 | {
|
259 | 208 | "BriefDescription": "TOR Inserts : CRds issued by iA Cores that Missed the LLC",
|
260 | 209 | "Counter": "0,1,2,3",
|
|
829 | 778 | "Unit": "IIO"
|
830 | 779 | },
|
831 | 780 | {
|
832 |
| - "BriefDescription": "PCI Express bandwidth writing at IIO. Derived from unc_iio_data_req_of_cpu.mem_write.part0", |
833 |
| - "Counter": "0,1", |
834 |
| - "CounterType": "PGMABLE", |
835 |
| - "EventCode": "0x83", |
836 |
| - "EventName": "LLC_MISSES.PCIE_WRITE", |
837 |
| - "FCMask": "0x07", |
838 |
| - "Filter": "ch_mask=0x1f", |
839 |
| - "MetricExpr": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3", |
840 |
| - "MetricName": "LLC_MISSES.PCIE_WRITE", |
841 |
| - "PerPkg": "1", |
842 |
| - "PortMask": "0x01", |
843 |
| - "ScaleUnit": "4Bytes", |
844 |
| - "UMask": "0x01", |
845 |
| - "Unit": "IIO" |
846 |
| - }, |
847 |
| - { |
848 |
| - "BriefDescription": "PCI Express bandwidth writing at IIO", |
| 781 | + "BriefDescription": "PCI Express bandwidth writing at IIO, part 0", |
849 | 782 | "Counter": "0,1",
|
850 | 783 | "CounterType": "PGMABLE",
|
851 | 784 | "EventCode": "0x83",
|
852 | 785 | "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0",
|
853 | 786 | "FCMask": "0x07",
|
854 |
| - "Filter": "ch_mask=0x1f", |
855 |
| - "MetricExpr": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3", |
856 |
| - "MetricName": "LLC_MISSES.PCIE_WRITE", |
857 | 787 | "PerPkg": "1",
|
858 | 788 | "PortMask": "0x01",
|
859 | 789 | "ScaleUnit": "4Bytes",
|
|
900 | 830 | "Unit": "IIO"
|
901 | 831 | },
|
902 | 832 | {
|
903 |
| - "BriefDescription": "PCI Express bandwidth reading at IIO. Derived from unc_iio_data_req_of_cpu.mem_read.part0", |
| 833 | + "BriefDescription": "PCI Express bandwidth writing at IIO. Derived from unc_iio_data_req_of_cpu.mem_write.part0", |
904 | 834 | "Counter": "0,1",
|
905 | 835 | "CounterType": "PGMABLE",
|
906 | 836 | "EventCode": "0x83",
|
907 |
| - "EventName": "LLC_MISSES.PCIE_READ", |
| 837 | + "EventName": "LLC_MISSES.PCIE_WRITE", |
908 | 838 | "FCMask": "0x07",
|
909 | 839 | "Filter": "ch_mask=0x1f",
|
910 |
| - "MetricExpr": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3", |
911 |
| - "MetricName": "LLC_MISSES.PCIE_READ", |
| 840 | + "MetricExpr": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2 + UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3", |
| 841 | + "MetricName": "LLC_MISSES.PCIE_WRITE", |
912 | 842 | "PerPkg": "1",
|
913 | 843 | "PortMask": "0x01",
|
914 | 844 | "ScaleUnit": "4Bytes",
|
915 |
| - "UMask": "0x04", |
| 845 | + "UMask": "0x01", |
916 | 846 | "Unit": "IIO"
|
917 | 847 | },
|
918 | 848 | {
|
919 |
| - "BriefDescription": "PCI Express bandwidth reading at IIO", |
| 849 | + "BriefDescription": "PCI Express bandwidth reading at IIO, part 0", |
920 | 850 | "Counter": "0,1",
|
921 | 851 | "CounterType": "PGMABLE",
|
922 | 852 | "EventCode": "0x83",
|
923 | 853 | "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0",
|
924 | 854 | "FCMask": "0x07",
|
925 |
| - "Filter": "ch_mask=0x1f", |
926 |
| - "MetricExpr": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3", |
927 |
| - "MetricName": "LLC_MISSES.PCIE_READ", |
928 | 855 | "PerPkg": "1",
|
929 | 856 | "PortMask": "0x01",
|
930 | 857 | "ScaleUnit": "4Bytes",
|
|
970 | 897 | "UMask": "0x04",
|
971 | 898 | "Unit": "IIO"
|
972 | 899 | },
|
| 900 | + { |
| 901 | + "BriefDescription": "PCI Express bandwidth reading at IIO. Derived from unc_iio_data_req_of_cpu.mem_read.part0", |
| 902 | + "Counter": "0,1", |
| 903 | + "CounterType": "PGMABLE", |
| 904 | + "EventCode": "0x83", |
| 905 | + "EventName": "LLC_MISSES.PCIE_READ", |
| 906 | + "FCMask": "0x07", |
| 907 | + "Filter": "ch_mask=0x1f", |
| 908 | + "MetricExpr": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2 + UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3", |
| 909 | + "MetricName": "LLC_MISSES.PCIE_READ", |
| 910 | + "PerPkg": "1", |
| 911 | + "PortMask": "0x01", |
| 912 | + "ScaleUnit": "4Bytes", |
| 913 | + "UMask": "0x04", |
| 914 | + "Unit": "IIO" |
| 915 | + }, |
973 | 916 | {
|
974 | 917 | "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
|
975 | 918 | "Counter": "0,1",
|
|
0 commit comments