|
161 | 161 | #clock-cells = <1>;
|
162 | 162 | };
|
163 | 163 |
|
164 |
| - gpio1: gpio@13800 { |
165 |
| - compatible = "marvell,mvebu-gpio-3700", |
| 164 | + pinctrl_nb: pinctrl@13800 { |
| 165 | + compatible = "marvell,armada3710-nb-pinctrl", |
166 | 166 | "syscon", "simple-mfd";
|
167 |
| - reg = <0x13800 0x500>; |
| 167 | + reg = <0x13800 0x100>, <0x13C00 0x20>; |
| 168 | + gpionb: gpio { |
| 169 | + #gpio-cells = <2>; |
| 170 | + gpio-ranges = <&pinctrl_nb 0 0 36>; |
| 171 | + gpio-controller; |
| 172 | + interrupts = |
| 173 | + <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>, |
| 174 | + <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>, |
| 175 | + <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>, |
| 176 | + <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>, |
| 177 | + <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>, |
| 178 | + <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>, |
| 179 | + <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>, |
| 180 | + <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>, |
| 181 | + <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>, |
| 182 | + <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>, |
| 183 | + <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>, |
| 184 | + <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>; |
| 185 | + |
| 186 | + }; |
168 | 187 |
|
169 | 188 | xtalclk: xtal-clk {
|
170 | 189 | compatible = "marvell,armada-3700-xtal-clock";
|
|
173 | 192 | };
|
174 | 193 | };
|
175 | 194 |
|
| 195 | + pinctrl_sb: pinctrl@18800 { |
| 196 | + compatible = "marvell,armada3710-sb-pinctrl", |
| 197 | + "syscon", "simple-mfd"; |
| 198 | + reg = <0x18800 0x100>, <0x18C00 0x20>; |
| 199 | + gpiosb: gpio { |
| 200 | + #gpio-cells = <2>; |
| 201 | + gpio-ranges = <&pinctrl_sb 0 0 29>; |
| 202 | + gpio-controller; |
| 203 | + interrupts = |
| 204 | + <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>, |
| 205 | + <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>, |
| 206 | + <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>, |
| 207 | + <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>, |
| 208 | + <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>; |
| 209 | + }; |
| 210 | + }; |
| 211 | + |
176 | 212 | eth0: ethernet@30000 {
|
177 | 213 | compatible = "marvell,armada-3700-neta";
|
178 | 214 | reg = <0x30000 0x4000>;
|
|
0 commit comments