Skip to content

Commit c21bd0a

Browse files
author
Vinod Koul
committed
Merge branch 'topic/mtek' into for-linus
2 parents ab2528c + e10734e commit c21bd0a

File tree

7 files changed

+1115
-0
lines changed

7 files changed

+1115
-0
lines changed
Lines changed: 33 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,33 @@
1+
MediaTek High-Speed DMA Controller
2+
==================================
3+
4+
This device follows the generic DMA bindings defined in dma/dma.txt.
5+
6+
Required properties:
7+
8+
- compatible: Must be one of
9+
"mediatek,mt7622-hsdma": for MT7622 SoC
10+
"mediatek,mt7623-hsdma": for MT7623 SoC
11+
- reg: Should contain the register's base address and length.
12+
- interrupts: Should contain a reference to the interrupt used by this
13+
device.
14+
- clocks: Should be the clock specifiers corresponding to the entry in
15+
clock-names property.
16+
- clock-names: Should contain "hsdma" entries.
17+
- power-domains: Phandle to the power domain that the device is part of
18+
- #dma-cells: The length of the DMA specifier, must be <1>. This one cell
19+
in dmas property of a client device represents the channel
20+
number.
21+
Example:
22+
23+
hsdma: dma-controller@1b007000 {
24+
compatible = "mediatek,mt7623-hsdma";
25+
reg = <0 0x1b007000 0 0x1000>;
26+
interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_LOW>;
27+
clocks = <&ethsys CLK_ETHSYS_HSDMA>;
28+
clock-names = "hsdma";
29+
power-domains = <&scpsys MT2701_POWER_DOMAIN_ETH>;
30+
#dma-cells = <1>;
31+
};
32+
33+
DMA clients must use the format described in dma/dma.txt file.

MAINTAINERS

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -8785,6 +8785,15 @@ M: Sean Wang <[email protected]>
87858785
S: Maintained
87868786
F: drivers/media/rc/mtk-cir.c
87878787

8788+
MEDIATEK DMA DRIVER
8789+
M: Sean Wang <[email protected]>
8790+
8791+
L: [email protected] (moderated for non-subscribers)
8792+
L: [email protected] (moderated for non-subscribers)
8793+
S: Maintained
8794+
F: Documentation/devicetree/bindings/dma/mtk-*
8795+
F: drivers/dma/mediatek/
8796+
87888797
MEDIATEK PMIC LED DRIVER
87898798
M: Sean Wang <[email protected]>
87908799
S: Maintained

drivers/dma/Kconfig

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -643,6 +643,8 @@ config ZX_DMA
643643
# driver files
644644
source "drivers/dma/bestcomm/Kconfig"
645645

646+
source "drivers/dma/mediatek/Kconfig"
647+
646648
source "drivers/dma/qcom/Kconfig"
647649

648650
source "drivers/dma/dw/Kconfig"

drivers/dma/Makefile

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -76,5 +76,6 @@ obj-$(CONFIG_XGENE_DMA) += xgene-dma.o
7676
obj-$(CONFIG_ZX_DMA) += zx_dma.o
7777
obj-$(CONFIG_ST_FDMA) += st_fdma.o
7878

79+
obj-y += mediatek/
7980
obj-y += qcom/
8081
obj-y += xilinx/

drivers/dma/mediatek/Kconfig

Lines changed: 13 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,13 @@
1+
2+
config MTK_HSDMA
3+
tristate "MediaTek High-Speed DMA controller support"
4+
depends on ARCH_MEDIATEK || COMPILE_TEST
5+
select DMA_ENGINE
6+
select DMA_VIRTUAL_CHANNELS
7+
---help---
8+
Enable support for High-Speed DMA controller on MediaTek
9+
SoCs.
10+
11+
This controller provides the channels which is dedicated to
12+
memory-to-memory transfer to offload from CPU through ring-
13+
based descriptor management.

drivers/dma/mediatek/Makefile

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
obj-$(CONFIG_MTK_HSDMA) += mtk-hsdma.o

0 commit comments

Comments
 (0)