@@ -897,9 +897,9 @@ static void rtl_unlock_work(struct rtl8169_private *tp)
897
897
mutex_unlock (& tp -> wk .mutex );
898
898
}
899
899
900
- static void rtl_tx_performance_tweak (struct pci_dev * pdev , u16 force )
900
+ static void rtl_tx_performance_tweak (struct rtl8169_private * tp , u16 force )
901
901
{
902
- pcie_capability_clear_and_set_word (pdev , PCI_EXP_DEVCTL ,
902
+ pcie_capability_clear_and_set_word (tp -> pci_dev , PCI_EXP_DEVCTL ,
903
903
PCI_EXP_DEVCTL_READRQ , force );
904
904
}
905
905
@@ -5111,14 +5111,14 @@ static void r8168c_hw_jumbo_enable(struct rtl8169_private *tp)
5111
5111
{
5112
5112
RTL_W8 (tp , Config3 , RTL_R8 (tp , Config3 ) | Jumbo_En0 );
5113
5113
RTL_W8 (tp , Config4 , RTL_R8 (tp , Config4 ) | Jumbo_En1 );
5114
- rtl_tx_performance_tweak (tp -> pci_dev , PCI_EXP_DEVCTL_READRQ_512B );
5114
+ rtl_tx_performance_tweak (tp , PCI_EXP_DEVCTL_READRQ_512B );
5115
5115
}
5116
5116
5117
5117
static void r8168c_hw_jumbo_disable (struct rtl8169_private * tp )
5118
5118
{
5119
5119
RTL_W8 (tp , Config3 , RTL_R8 (tp , Config3 ) & ~Jumbo_En0 );
5120
5120
RTL_W8 (tp , Config4 , RTL_R8 (tp , Config4 ) & ~Jumbo_En1 );
5121
- rtl_tx_performance_tweak (tp -> pci_dev , 0x5 << MAX_READ_REQUEST_SHIFT );
5121
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
5122
5122
}
5123
5123
5124
5124
static void r8168dp_hw_jumbo_enable (struct rtl8169_private * tp )
@@ -5136,26 +5136,26 @@ static void r8168e_hw_jumbo_enable(struct rtl8169_private *tp)
5136
5136
RTL_W8 (tp , MaxTxPacketSize , 0x3f );
5137
5137
RTL_W8 (tp , Config3 , RTL_R8 (tp , Config3 ) | Jumbo_En0 );
5138
5138
RTL_W8 (tp , Config4 , RTL_R8 (tp , Config4 ) | 0x01 );
5139
- rtl_tx_performance_tweak (tp -> pci_dev , PCI_EXP_DEVCTL_READRQ_512B );
5139
+ rtl_tx_performance_tweak (tp , PCI_EXP_DEVCTL_READRQ_512B );
5140
5140
}
5141
5141
5142
5142
static void r8168e_hw_jumbo_disable (struct rtl8169_private * tp )
5143
5143
{
5144
5144
RTL_W8 (tp , MaxTxPacketSize , 0x0c );
5145
5145
RTL_W8 (tp , Config3 , RTL_R8 (tp , Config3 ) & ~Jumbo_En0 );
5146
5146
RTL_W8 (tp , Config4 , RTL_R8 (tp , Config4 ) & ~0x01 );
5147
- rtl_tx_performance_tweak (tp -> pci_dev , 0x5 << MAX_READ_REQUEST_SHIFT );
5147
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
5148
5148
}
5149
5149
5150
5150
static void r8168b_0_hw_jumbo_enable (struct rtl8169_private * tp )
5151
5151
{
5152
- rtl_tx_performance_tweak (tp -> pci_dev ,
5152
+ rtl_tx_performance_tweak (tp ,
5153
5153
PCI_EXP_DEVCTL_READRQ_512B | PCI_EXP_DEVCTL_NOSNOOP_EN );
5154
5154
}
5155
5155
5156
5156
static void r8168b_0_hw_jumbo_disable (struct rtl8169_private * tp )
5157
5157
{
5158
- rtl_tx_performance_tweak (tp -> pci_dev ,
5158
+ rtl_tx_performance_tweak (tp ,
5159
5159
(0x5 << MAX_READ_REQUEST_SHIFT ) | PCI_EXP_DEVCTL_NOSNOOP_EN );
5160
5160
}
5161
5161
@@ -5724,14 +5724,12 @@ static void rtl_pcie_state_l2l3_enable(struct rtl8169_private *tp, bool enable)
5724
5724
5725
5725
static void rtl_hw_start_8168bb (struct rtl8169_private * tp )
5726
5726
{
5727
- struct pci_dev * pdev = tp -> pci_dev ;
5728
-
5729
5727
RTL_W8 (tp , Config3 , RTL_R8 (tp , Config3 ) & ~Beacon_en );
5730
5728
5731
5729
RTL_W16 (tp , CPlusCmd , RTL_R16 (tp , CPlusCmd ) & ~R8168_CPCMD_QUIRK_MASK );
5732
5730
5733
5731
if (tp -> dev -> mtu <= ETH_DATA_LEN ) {
5734
- rtl_tx_performance_tweak (pdev , (0x5 << MAX_READ_REQUEST_SHIFT ) |
5732
+ rtl_tx_performance_tweak (tp , (0x5 << MAX_READ_REQUEST_SHIFT ) |
5735
5733
PCI_EXP_DEVCTL_NOSNOOP_EN );
5736
5734
}
5737
5735
}
@@ -5754,7 +5752,7 @@ static void __rtl_hw_start_8168cp(struct rtl8169_private *tp)
5754
5752
RTL_W8 (tp , Config3 , RTL_R8 (tp , Config3 ) & ~Beacon_en );
5755
5753
5756
5754
if (tp -> dev -> mtu <= ETH_DATA_LEN )
5757
- rtl_tx_performance_tweak (pdev , 0x5 << MAX_READ_REQUEST_SHIFT );
5755
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
5758
5756
5759
5757
rtl_disable_clock_request (pdev );
5760
5758
@@ -5780,22 +5778,18 @@ static void rtl_hw_start_8168cp_1(struct rtl8169_private *tp)
5780
5778
5781
5779
static void rtl_hw_start_8168cp_2 (struct rtl8169_private * tp )
5782
5780
{
5783
- struct pci_dev * pdev = tp -> pci_dev ;
5784
-
5785
5781
rtl_csi_access_enable_2 (tp );
5786
5782
5787
5783
RTL_W8 (tp , Config3 , RTL_R8 (tp , Config3 ) & ~Beacon_en );
5788
5784
5789
5785
if (tp -> dev -> mtu <= ETH_DATA_LEN )
5790
- rtl_tx_performance_tweak (pdev , 0x5 << MAX_READ_REQUEST_SHIFT );
5786
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
5791
5787
5792
5788
RTL_W16 (tp , CPlusCmd , RTL_R16 (tp , CPlusCmd ) & ~R8168_CPCMD_QUIRK_MASK );
5793
5789
}
5794
5790
5795
5791
static void rtl_hw_start_8168cp_3 (struct rtl8169_private * tp )
5796
5792
{
5797
- struct pci_dev * pdev = tp -> pci_dev ;
5798
-
5799
5793
rtl_csi_access_enable_2 (tp );
5800
5794
5801
5795
RTL_W8 (tp , Config3 , RTL_R8 (tp , Config3 ) & ~Beacon_en );
@@ -5806,7 +5800,7 @@ static void rtl_hw_start_8168cp_3(struct rtl8169_private *tp)
5806
5800
RTL_W8 (tp , MaxTxPacketSize , TxPacketMax );
5807
5801
5808
5802
if (tp -> dev -> mtu <= ETH_DATA_LEN )
5809
- rtl_tx_performance_tweak (pdev , 0x5 << MAX_READ_REQUEST_SHIFT );
5803
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
5810
5804
5811
5805
RTL_W16 (tp , CPlusCmd , RTL_R16 (tp , CPlusCmd ) & ~R8168_CPCMD_QUIRK_MASK );
5812
5806
}
@@ -5865,7 +5859,7 @@ static void rtl_hw_start_8168d(struct rtl8169_private *tp)
5865
5859
RTL_W8 (tp , MaxTxPacketSize , TxPacketMax );
5866
5860
5867
5861
if (tp -> dev -> mtu <= ETH_DATA_LEN )
5868
- rtl_tx_performance_tweak (pdev , 0x5 << MAX_READ_REQUEST_SHIFT );
5862
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
5869
5863
5870
5864
RTL_W16 (tp , CPlusCmd , RTL_R16 (tp , CPlusCmd ) & ~R8168_CPCMD_QUIRK_MASK );
5871
5865
}
@@ -5877,7 +5871,7 @@ static void rtl_hw_start_8168dp(struct rtl8169_private *tp)
5877
5871
rtl_csi_access_enable_1 (tp );
5878
5872
5879
5873
if (tp -> dev -> mtu <= ETH_DATA_LEN )
5880
- rtl_tx_performance_tweak (pdev , 0x5 << MAX_READ_REQUEST_SHIFT );
5874
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
5881
5875
5882
5876
RTL_W8 (tp , MaxTxPacketSize , TxPacketMax );
5883
5877
@@ -5895,7 +5889,7 @@ static void rtl_hw_start_8168d_4(struct rtl8169_private *tp)
5895
5889
5896
5890
rtl_csi_access_enable_1 (tp );
5897
5891
5898
- rtl_tx_performance_tweak (pdev , 0x5 << MAX_READ_REQUEST_SHIFT );
5892
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
5899
5893
5900
5894
RTL_W8 (tp , MaxTxPacketSize , TxPacketMax );
5901
5895
@@ -5928,7 +5922,7 @@ static void rtl_hw_start_8168e_1(struct rtl8169_private *tp)
5928
5922
rtl_ephy_init (tp , e_info_8168e_1 , ARRAY_SIZE (e_info_8168e_1 ));
5929
5923
5930
5924
if (tp -> dev -> mtu <= ETH_DATA_LEN )
5931
- rtl_tx_performance_tweak (pdev , 0x5 << MAX_READ_REQUEST_SHIFT );
5925
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
5932
5926
5933
5927
RTL_W8 (tp , MaxTxPacketSize , TxPacketMax );
5934
5928
@@ -5954,7 +5948,7 @@ static void rtl_hw_start_8168e_2(struct rtl8169_private *tp)
5954
5948
rtl_ephy_init (tp , e_info_8168e_2 , ARRAY_SIZE (e_info_8168e_2 ));
5955
5949
5956
5950
if (tp -> dev -> mtu <= ETH_DATA_LEN )
5957
- rtl_tx_performance_tweak (pdev , 0x5 << MAX_READ_REQUEST_SHIFT );
5951
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
5958
5952
5959
5953
rtl_eri_write (tp , 0xc0 , ERIAR_MASK_0011 , 0x0000 , ERIAR_EXGMAC );
5960
5954
rtl_eri_write (tp , 0xb8 , ERIAR_MASK_0011 , 0x0000 , ERIAR_EXGMAC );
@@ -5986,7 +5980,7 @@ static void rtl_hw_start_8168f(struct rtl8169_private *tp)
5986
5980
5987
5981
rtl_csi_access_enable_2 (tp );
5988
5982
5989
- rtl_tx_performance_tweak (pdev , 0x5 << MAX_READ_REQUEST_SHIFT );
5983
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
5990
5984
5991
5985
rtl_eri_write (tp , 0xc0 , ERIAR_MASK_0011 , 0x0000 , ERIAR_EXGMAC );
5992
5986
rtl_eri_write (tp , 0xb8 , ERIAR_MASK_0011 , 0x0000 , ERIAR_EXGMAC );
@@ -6048,8 +6042,6 @@ static void rtl_hw_start_8411(struct rtl8169_private *tp)
6048
6042
6049
6043
static void rtl_hw_start_8168g (struct rtl8169_private * tp )
6050
6044
{
6051
- struct pci_dev * pdev = tp -> pci_dev ;
6052
-
6053
6045
RTL_W32 (tp , TxConfig , RTL_R32 (tp , TxConfig ) | TXCFG_AUTO_FIFO );
6054
6046
6055
6047
rtl_eri_write (tp , 0xc8 , ERIAR_MASK_0101 , 0x080002 , ERIAR_EXGMAC );
@@ -6059,7 +6051,7 @@ static void rtl_hw_start_8168g(struct rtl8169_private *tp)
6059
6051
6060
6052
rtl_csi_access_enable_1 (tp );
6061
6053
6062
- rtl_tx_performance_tweak (pdev , 0x5 << MAX_READ_REQUEST_SHIFT );
6054
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
6063
6055
6064
6056
rtl_w0w1_eri (tp , 0xdc , ERIAR_MASK_0001 , 0x00 , 0x01 , ERIAR_EXGMAC );
6065
6057
rtl_w0w1_eri (tp , 0xdc , ERIAR_MASK_0001 , 0x01 , 0x00 , ERIAR_EXGMAC );
@@ -6134,7 +6126,6 @@ static void rtl_hw_start_8411_2(struct rtl8169_private *tp)
6134
6126
6135
6127
static void rtl_hw_start_8168h_1 (struct rtl8169_private * tp )
6136
6128
{
6137
- struct pci_dev * pdev = tp -> pci_dev ;
6138
6129
int rg_saw_cnt ;
6139
6130
u32 data ;
6140
6131
static const struct ephy_info e_info_8168h_1 [] = {
@@ -6160,7 +6151,7 @@ static void rtl_hw_start_8168h_1(struct rtl8169_private *tp)
6160
6151
6161
6152
rtl_csi_access_enable_1 (tp );
6162
6153
6163
- rtl_tx_performance_tweak (pdev , 0x5 << MAX_READ_REQUEST_SHIFT );
6154
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
6164
6155
6165
6156
rtl_w0w1_eri (tp , 0xdc , ERIAR_MASK_0001 , 0x00 , 0x01 , ERIAR_EXGMAC );
6166
6157
rtl_w0w1_eri (tp , 0xdc , ERIAR_MASK_0001 , 0x01 , 0x00 , ERIAR_EXGMAC );
@@ -6231,8 +6222,6 @@ static void rtl_hw_start_8168h_1(struct rtl8169_private *tp)
6231
6222
6232
6223
static void rtl_hw_start_8168ep (struct rtl8169_private * tp )
6233
6224
{
6234
- struct pci_dev * pdev = tp -> pci_dev ;
6235
-
6236
6225
rtl8168ep_stop_cmac (tp );
6237
6226
6238
6227
RTL_W32 (tp , TxConfig , RTL_R32 (tp , TxConfig ) | TXCFG_AUTO_FIFO );
@@ -6244,7 +6233,7 @@ static void rtl_hw_start_8168ep(struct rtl8169_private *tp)
6244
6233
6245
6234
rtl_csi_access_enable_1 (tp );
6246
6235
6247
- rtl_tx_performance_tweak (pdev , 0x5 << MAX_READ_REQUEST_SHIFT );
6236
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
6248
6237
6249
6238
rtl_w0w1_eri (tp , 0xdc , ERIAR_MASK_0001 , 0x00 , 0x01 , ERIAR_EXGMAC );
6250
6239
rtl_w0w1_eri (tp , 0xdc , ERIAR_MASK_0001 , 0x01 , 0x00 , ERIAR_EXGMAC );
@@ -6494,7 +6483,6 @@ static void rtl_hw_start_8168(struct net_device *dev)
6494
6483
6495
6484
static void rtl_hw_start_8102e_1 (struct rtl8169_private * tp )
6496
6485
{
6497
- struct pci_dev * pdev = tp -> pci_dev ;
6498
6486
static const struct ephy_info e_info_8102e_1 [] = {
6499
6487
{ 0x01 , 0 , 0x6e65 },
6500
6488
{ 0x02 , 0 , 0x091f },
@@ -6511,7 +6499,7 @@ static void rtl_hw_start_8102e_1(struct rtl8169_private *tp)
6511
6499
6512
6500
RTL_W8 (tp , DBG_REG , FIX_NAK_1 );
6513
6501
6514
- rtl_tx_performance_tweak (pdev , 0x5 << MAX_READ_REQUEST_SHIFT );
6502
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
6515
6503
6516
6504
RTL_W8 (tp , Config1 ,
6517
6505
LEDS1 | LEDS0 | Speed_down | MEMMAP | IOMAP | VPD | PMEnable );
@@ -6526,11 +6514,9 @@ static void rtl_hw_start_8102e_1(struct rtl8169_private *tp)
6526
6514
6527
6515
static void rtl_hw_start_8102e_2 (struct rtl8169_private * tp )
6528
6516
{
6529
- struct pci_dev * pdev = tp -> pci_dev ;
6530
-
6531
6517
rtl_csi_access_enable_2 (tp );
6532
6518
6533
- rtl_tx_performance_tweak (pdev , 0x5 << MAX_READ_REQUEST_SHIFT );
6519
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
6534
6520
6535
6521
RTL_W8 (tp , Config1 , MEMMAP | IOMAP | VPD | PMEnable );
6536
6522
RTL_W8 (tp , Config3 , RTL_R8 (tp , Config3 ) & ~Beacon_en );
@@ -6593,7 +6579,7 @@ static void rtl_hw_start_8402(struct rtl8169_private *tp)
6593
6579
6594
6580
rtl_ephy_init (tp , e_info_8402 , ARRAY_SIZE (e_info_8402 ));
6595
6581
6596
- rtl_tx_performance_tweak (tp -> pci_dev , 0x5 << MAX_READ_REQUEST_SHIFT );
6582
+ rtl_tx_performance_tweak (tp , 0x5 << MAX_READ_REQUEST_SHIFT );
6597
6583
6598
6584
rtl_eri_write (tp , 0xc8 , ERIAR_MASK_1111 , 0x00000002 , ERIAR_EXGMAC );
6599
6585
rtl_eri_write (tp , 0xe8 , ERIAR_MASK_1111 , 0x00000006 , ERIAR_EXGMAC );
0 commit comments