Skip to content

Commit faec5ea

Browse files
committed
Merge tag 'mvebu-dt64-4.12-3' of git://git.infradead.org/linux-mvebu into fixes
Pull "mvebu dt64 for 4.12 (part 3)" from Gregory CLEMENT: pinctrl and GPIO description for Armada 37xx SoCs * tag 'mvebu-dt64-4.12-3' of git://git.infradead.org/linux-mvebu: ARM64: dts: marvell: armada37xx: add pinctrl definition ARM64: dts: marvell: Add pinctrl nodes for Armada 3700
2 parents 9dfe29d + 6a68078 commit faec5ea

File tree

2 files changed

+78
-3
lines changed

2 files changed

+78
-3
lines changed

arch/arm64/boot/dts/marvell/armada-3720-db.dts

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -79,6 +79,8 @@
7979
};
8080

8181
&i2c0 {
82+
pinctrl-names = "default";
83+
pinctrl-0 = <&i2c1_pins>;
8284
status = "okay";
8385

8486
gpio_exp: pca9555@22 {
@@ -113,6 +115,8 @@
113115

114116
&spi0 {
115117
status = "okay";
118+
pinctrl-names = "default";
119+
pinctrl-0 = <&spi_quad_pins>;
116120

117121
m25p80@0 {
118122
compatible = "jedec,spi-nor";
@@ -143,6 +147,8 @@
143147

144148
/* Exported on the micro USB connector CON32 through an FTDI */
145149
&uart0 {
150+
pinctrl-names = "default";
151+
pinctrl-0 = <&uart1_pins>;
146152
status = "okay";
147153
};
148154

@@ -184,6 +190,8 @@
184190
};
185191

186192
&eth0 {
193+
pinctrl-names = "default";
194+
pinctrl-0 = <&rgmii_pins>;
187195
phy-mode = "rgmii-id";
188196
phy = <&phy0>;
189197
status = "okay";

arch/arm64/boot/dts/marvell/armada-37xx.dtsi

Lines changed: 70 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -161,16 +161,83 @@
161161
#clock-cells = <1>;
162162
};
163163

164-
gpio1: gpio@13800 {
165-
compatible = "marvell,mvebu-gpio-3700",
164+
pinctrl_nb: pinctrl@13800 {
165+
compatible = "marvell,armada3710-nb-pinctrl",
166166
"syscon", "simple-mfd";
167-
reg = <0x13800 0x500>;
167+
reg = <0x13800 0x100>, <0x13C00 0x20>;
168+
gpionb: gpio {
169+
#gpio-cells = <2>;
170+
gpio-ranges = <&pinctrl_nb 0 0 36>;
171+
gpio-controller;
172+
interrupts =
173+
<GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
174+
<GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>,
175+
<GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
176+
<GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
177+
<GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
178+
<GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
179+
<GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
180+
<GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
181+
<GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>,
182+
<GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>,
183+
<GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>,
184+
<GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
185+
186+
};
168187

169188
xtalclk: xtal-clk {
170189
compatible = "marvell,armada-3700-xtal-clock";
171190
clock-output-names = "xtal";
172191
#clock-cells = <0>;
173192
};
193+
194+
spi_quad_pins: spi-quad-pins {
195+
groups = "spi_quad";
196+
function = "spi";
197+
};
198+
199+
i2c1_pins: i2c1-pins {
200+
groups = "i2c1";
201+
function = "i2c";
202+
};
203+
204+
i2c2_pins: i2c2-pins {
205+
groups = "i2c2";
206+
function = "i2c";
207+
};
208+
209+
uart1_pins: uart1-pins {
210+
groups = "uart1";
211+
function = "uart";
212+
};
213+
214+
uart2_pins: uart2-pins {
215+
groups = "uart2";
216+
function = "uart";
217+
};
218+
};
219+
220+
pinctrl_sb: pinctrl@18800 {
221+
compatible = "marvell,armada3710-sb-pinctrl",
222+
"syscon", "simple-mfd";
223+
reg = <0x18800 0x100>, <0x18C00 0x20>;
224+
gpiosb: gpio {
225+
#gpio-cells = <2>;
226+
gpio-ranges = <&pinctrl_sb 0 0 29>;
227+
gpio-controller;
228+
interrupts =
229+
<GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,
230+
<GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>,
231+
<GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>,
232+
<GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>,
233+
<GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>;
234+
};
235+
236+
rgmii_pins: mii-pins {
237+
groups = "rgmii";
238+
function = "mii";
239+
};
240+
174241
};
175242

176243
eth0: ethernet@30000 {

0 commit comments

Comments
 (0)