Skip to content

Commit ffa81a0

Browse files
iwamatsu-tbebarino
authored andcommitted
dt-bindings: clock: Add DT bindings for SMU of Toshiba Visconti TMPV770x SoC
Add device tree bindings for SMU (System Management Unit) controller of Toshiba Visconti TMPV770x SoC series. Signed-off-by: Nobuhiro Iwamatsu <[email protected]> Reviewed-by: Rob Herring <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Stephen Boyd <[email protected]>
1 parent fd87c29 commit ffa81a0

File tree

3 files changed

+274
-0
lines changed

3 files changed

+274
-0
lines changed
Lines changed: 52 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,52 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/clock/toshiba,tmpv770x-pismu.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Toshiba Visconti5 TMPV770x SMU controller Device Tree Bindings
8+
9+
maintainers:
10+
- Nobuhiro Iwamatsu <[email protected]>
11+
12+
description:
13+
Toshia Visconti5 SMU (System Management Unit) which supports the clock
14+
and resets on TMPV770x.
15+
16+
properties:
17+
compatible:
18+
items:
19+
- const: toshiba,tmpv7708-pismu
20+
- const: syscon
21+
22+
reg:
23+
maxItems: 1
24+
25+
'#clock-cells':
26+
const: 1
27+
28+
'#reset-cells':
29+
const: 1
30+
31+
required:
32+
- compatible
33+
- reg
34+
- "#clock-cells"
35+
- "#reset-cells"
36+
37+
additionalProperties: false
38+
39+
examples:
40+
- |
41+
soc {
42+
#address-cells = <2>;
43+
#size-cells = <2>;
44+
45+
pismu: syscon@24200000 {
46+
compatible = "toshiba,tmpv7708-pismu", "syscon";
47+
reg = <0 0x24200000 0 0x2140>;
48+
#clock-cells = <1>;
49+
#reset-cells = <1>;
50+
};
51+
};
52+
...
Lines changed: 181 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,181 @@
1+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2+
3+
#ifndef _DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_
4+
#define _DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_
5+
6+
/* PLL */
7+
#define TMPV770X_PLL_PIPLL0 0
8+
#define TMPV770X_PLL_PIPLL1 1
9+
#define TMPV770X_PLL_PIDNNPLL 2
10+
#define TMPV770X_PLL_PIETHERPLL 3
11+
#define TMPV770X_PLL_PIDDRCPLL 4
12+
#define TMPV770X_PLL_PIVOIFPLL 5
13+
#define TMPV770X_PLL_PIIMGERPLL 6
14+
#define TMPV770X_NR_PLL 7
15+
16+
/* Clocks */
17+
#define TMPV770X_CLK_PIPLL1_DIV1 0
18+
#define TMPV770X_CLK_PIPLL1_DIV2 1
19+
#define TMPV770X_CLK_PIPLL1_DIV4 2
20+
#define TMPV770X_CLK_PIDNNPLL_DIV1 3
21+
#define TMPV770X_CLK_DDRC_PHY_PLL0 4
22+
#define TMPV770X_CLK_DDRC_PHY_PLL1 5
23+
#define TMPV770X_CLK_D_PHYPLL 6
24+
#define TMPV770X_CLK_PHY_PCIEPLL 7
25+
#define TMPV770X_CLK_CA53CL0 8
26+
#define TMPV770X_CLK_CA53CL1 9
27+
#define TMPV770X_CLK_PISDMAC 10
28+
#define TMPV770X_CLK_PIPDMAC0 11
29+
#define TMPV770X_CLK_PIPDMAC1 12
30+
#define TMPV770X_CLK_PIWRAM 13
31+
#define TMPV770X_CLK_DDRC0 14
32+
#define TMPV770X_CLK_DDRC0_SCLK 15
33+
#define TMPV770X_CLK_DDRC0_NCLK 16
34+
#define TMPV770X_CLK_DDRC0_MCLK 17
35+
#define TMPV770X_CLK_DDRC0_APBCLK 18
36+
#define TMPV770X_CLK_DDRC1 19
37+
#define TMPV770X_CLK_DDRC1_SCLK 20
38+
#define TMPV770X_CLK_DDRC1_NCLK 21
39+
#define TMPV770X_CLK_DDRC1_MCLK 22
40+
#define TMPV770X_CLK_DDRC1_APBCLK 23
41+
#define TMPV770X_CLK_HOX 24
42+
#define TMPV770X_CLK_PCIE_MSTR 25
43+
#define TMPV770X_CLK_PCIE_AUX 26
44+
#define TMPV770X_CLK_PIINTC 27
45+
#define TMPV770X_CLK_PIETHER_BUS 28
46+
#define TMPV770X_CLK_PISPI0 29
47+
#define TMPV770X_CLK_PISPI1 30
48+
#define TMPV770X_CLK_PISPI2 31
49+
#define TMPV770X_CLK_PISPI3 32
50+
#define TMPV770X_CLK_PISPI4 33
51+
#define TMPV770X_CLK_PISPI5 34
52+
#define TMPV770X_CLK_PISPI6 35
53+
#define TMPV770X_CLK_PIUART0 36
54+
#define TMPV770X_CLK_PIUART1 37
55+
#define TMPV770X_CLK_PIUART2 38
56+
#define TMPV770X_CLK_PIUART3 39
57+
#define TMPV770X_CLK_PII2C0 40
58+
#define TMPV770X_CLK_PII2C1 41
59+
#define TMPV770X_CLK_PII2C2 42
60+
#define TMPV770X_CLK_PII2C3 43
61+
#define TMPV770X_CLK_PII2C4 44
62+
#define TMPV770X_CLK_PII2C5 45
63+
#define TMPV770X_CLK_PII2C6 46
64+
#define TMPV770X_CLK_PII2C7 47
65+
#define TMPV770X_CLK_PII2C8 48
66+
#define TMPV770X_CLK_PIGPIO 49
67+
#define TMPV770X_CLK_PIPGM 50
68+
#define TMPV770X_CLK_PIPCMIF 51
69+
#define TMPV770X_CLK_PIPCMIF_AUDIO_O 52
70+
#define TMPV770X_CLK_PIPCMIF_AUDIO_I 53
71+
#define TMPV770X_CLK_PICMPT0 54
72+
#define TMPV770X_CLK_PICMPT1 55
73+
#define TMPV770X_CLK_PITSC 56
74+
#define TMPV770X_CLK_PIUWDT 57
75+
#define TMPV770X_CLK_PISWDT 58
76+
#define TMPV770X_CLK_WDTCLK 59
77+
#define TMPV770X_CLK_PISUBUS_150M 60
78+
#define TMPV770X_CLK_PISUBUS_300M 61
79+
#define TMPV770X_CLK_PIPMU 62
80+
#define TMPV770X_CLK_PIGPMU 63
81+
#define TMPV770X_CLK_PITMU 64
82+
#define TMPV770X_CLK_WRCK 65
83+
#define TMPV770X_CLK_PIEMM 66
84+
#define TMPV770X_CLK_PIMISC 67
85+
#define TMPV770X_CLK_PIGCOMM 68
86+
#define TMPV770X_CLK_PIDCOMM 69
87+
#define TMPV770X_CLK_PICKMON 70
88+
#define TMPV770X_CLK_PIMBUS 71
89+
#define TMPV770X_CLK_SBUSCLK 72
90+
#define TMPV770X_CLK_DDR0_APBCLKCLK 73
91+
#define TMPV770X_CLK_DDR1_APBCLKCLK 74
92+
#define TMPV770X_CLK_DSP0_PBCLK 75
93+
#define TMPV770X_CLK_DSP1_PBCLK 76
94+
#define TMPV770X_CLK_DSP2_PBCLK 77
95+
#define TMPV770X_CLK_DSP3_PBCLK 78
96+
#define TMPV770X_CLK_DSVIIF0_APBCLK 79
97+
#define TMPV770X_CLK_VIIF0_APBCLK 80
98+
#define TMPV770X_CLK_VIIF0_CFGCLK 81
99+
#define TMPV770X_CLK_VIIF1_APBCLK 82
100+
#define TMPV770X_CLK_VIIF1_CFGCLK 83
101+
#define TMPV770X_CLK_VIIF2_APBCLK 84
102+
#define TMPV770X_CLK_VIIF2_CFGCLK 85
103+
#define TMPV770X_CLK_VIIF3_APBCLK 86
104+
#define TMPV770X_CLK_VIIF3_CFGCLK 87
105+
#define TMPV770X_CLK_VIIF4_APBCLK 88
106+
#define TMPV770X_CLK_VIIF4_CFGCLK 89
107+
#define TMPV770X_CLK_VIIF5_APBCLK 90
108+
#define TMPV770X_CLK_VIIF5_CFGCLK 91
109+
#define TMPV770X_CLK_VOIF_SBUSCLK 92
110+
#define TMPV770X_CLK_VOIF_PROCCLK 93
111+
#define TMPV770X_CLK_VOIF_DPHYCFGCLK 94
112+
#define TMPV770X_CLK_DNN0 95
113+
#define TMPV770X_CLK_STMAT 96
114+
#define TMPV770X_CLK_HWA0 97
115+
#define TMPV770X_CLK_AFFINE0 98
116+
#define TMPV770X_CLK_HAMAT 99
117+
#define TMPV770X_CLK_SMLDB 100
118+
#define TMPV770X_CLK_HWA0_ASYNC 101
119+
#define TMPV770X_CLK_HWA2 102
120+
#define TMPV770X_CLK_FLMAT 103
121+
#define TMPV770X_CLK_PYRAMID 104
122+
#define TMPV770X_CLK_HWA2_ASYNC 105
123+
#define TMPV770X_CLK_DSP0 106
124+
#define TMPV770X_CLK_VIIFBS0 107
125+
#define TMPV770X_CLK_VIIFBS0_L2ISP 108
126+
#define TMPV770X_CLK_VIIFBS0_L1ISP 109
127+
#define TMPV770X_CLK_VIIFBS0_PROC 110
128+
#define TMPV770X_CLK_VIIFBS1 111
129+
#define TMPV770X_CLK_VIIFBS2 112
130+
#define TMPV770X_CLK_VIIFOP_MBUS 113
131+
#define TMPV770X_CLK_VIIFOP0_PROC 114
132+
#define TMPV770X_CLK_PIETHER_2P5M 115
133+
#define TMPV770X_CLK_PIETHER_25M 116
134+
#define TMPV770X_CLK_PIETHER_50M 117
135+
#define TMPV770X_CLK_PIETHER_125M 118
136+
#define TMPV770X_CLK_VOIF0_DPHYCFG 119
137+
#define TMPV770X_CLK_VOIF0_PROC 120
138+
#define TMPV770X_CLK_VOIF0_SBUS 121
139+
#define TMPV770X_CLK_VOIF0_DSIREF 122
140+
#define TMPV770X_CLK_VOIF0_PIXEL 123
141+
#define TMPV770X_CLK_PIREFCLK 124
142+
#define TMPV770X_CLK_SBUS 125
143+
#define TMPV770X_CLK_BUSLCK 126
144+
#define TMPV770X_NR_CLK 127
145+
146+
/* Reset */
147+
#define TMPV770X_RESET_PIETHER_2P5M 0
148+
#define TMPV770X_RESET_PIETHER_25M 1
149+
#define TMPV770X_RESET_PIETHER_50M 2
150+
#define TMPV770X_RESET_PIETHER_125M 3
151+
#define TMPV770X_RESET_HOX 4
152+
#define TMPV770X_RESET_PCIE_MSTR 5
153+
#define TMPV770X_RESET_PCIE_AUX 6
154+
#define TMPV770X_RESET_PIINTC 7
155+
#define TMPV770X_RESET_PIETHER_BUS 8
156+
#define TMPV770X_RESET_PISPI0 9
157+
#define TMPV770X_RESET_PISPI1 10
158+
#define TMPV770X_RESET_PISPI2 11
159+
#define TMPV770X_RESET_PISPI3 12
160+
#define TMPV770X_RESET_PISPI4 13
161+
#define TMPV770X_RESET_PISPI5 14
162+
#define TMPV770X_RESET_PISPI6 15
163+
#define TMPV770X_RESET_PIUART0 16
164+
#define TMPV770X_RESET_PIUART1 17
165+
#define TMPV770X_RESET_PIUART2 18
166+
#define TMPV770X_RESET_PIUART3 19
167+
#define TMPV770X_RESET_PII2C0 20
168+
#define TMPV770X_RESET_PII2C1 21
169+
#define TMPV770X_RESET_PII2C2 22
170+
#define TMPV770X_RESET_PII2C3 23
171+
#define TMPV770X_RESET_PII2C4 24
172+
#define TMPV770X_RESET_PII2C5 25
173+
#define TMPV770X_RESET_PII2C6 26
174+
#define TMPV770X_RESET_PII2C7 27
175+
#define TMPV770X_RESET_PII2C8 28
176+
#define TMPV770X_RESET_PIPCMIF 29
177+
#define TMPV770X_RESET_PICKMON 30
178+
#define TMPV770X_RESET_SBUSCLK 31
179+
#define TMPV770X_NR_RESET 32
180+
181+
#endif /*_DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_ */
Lines changed: 41 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,41 @@
1+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2+
3+
#ifndef _DT_BINDINGS_RESET_TOSHIBA_TMPV770X_H_
4+
#define _DT_BINDINGS_RESET_TOSHIBA_TMPV770X_H_
5+
6+
/* Reset */
7+
#define TMPV770X_RESET_PIETHER_2P5M 0
8+
#define TMPV770X_RESET_PIETHER_25M 1
9+
#define TMPV770X_RESET_PIETHER_50M 2
10+
#define TMPV770X_RESET_PIETHER_125M 3
11+
#define TMPV770X_RESET_HOX 4
12+
#define TMPV770X_RESET_PCIE_MSTR 5
13+
#define TMPV770X_RESET_PCIE_AUX 6
14+
#define TMPV770X_RESET_PIINTC 7
15+
#define TMPV770X_RESET_PIETHER_BUS 8
16+
#define TMPV770X_RESET_PISPI0 9
17+
#define TMPV770X_RESET_PISPI1 10
18+
#define TMPV770X_RESET_PISPI2 11
19+
#define TMPV770X_RESET_PISPI3 12
20+
#define TMPV770X_RESET_PISPI4 13
21+
#define TMPV770X_RESET_PISPI5 14
22+
#define TMPV770X_RESET_PISPI6 15
23+
#define TMPV770X_RESET_PIUART0 16
24+
#define TMPV770X_RESET_PIUART1 17
25+
#define TMPV770X_RESET_PIUART2 18
26+
#define TMPV770X_RESET_PIUART3 19
27+
#define TMPV770X_RESET_PII2C0 20
28+
#define TMPV770X_RESET_PII2C1 21
29+
#define TMPV770X_RESET_PII2C2 22
30+
#define TMPV770X_RESET_PII2C3 23
31+
#define TMPV770X_RESET_PII2C4 24
32+
#define TMPV770X_RESET_PII2C5 25
33+
#define TMPV770X_RESET_PII2C6 26
34+
#define TMPV770X_RESET_PII2C7 27
35+
#define TMPV770X_RESET_PII2C8 28
36+
#define TMPV770X_RESET_PIPCMIF 29
37+
#define TMPV770X_RESET_PICKMON 30
38+
#define TMPV770X_RESET_SBUSCLK 31
39+
#define TMPV770X_NR_RESET 32
40+
41+
#endif /*_DT_BINDINGS_RESET_TOSHIBA_TMPV770X_H_ */

0 commit comments

Comments
 (0)