Add a function to get SHCSR enable bit positions

This removes the duplication of the look-up table and enforces some
safety checks with the match statement.

Signed-off-by: Hugues de Valon <[email protected]>

Author: hug-dev

src/peripheral/scb.rs

@@ -1014,6 +1014,20 @@ impl SCB {
         }
     }
 
+    /// Return the bit position of the exception enable bit in the SHCSR register
+    #[inline]
+    #[cfg(not(any(armv6m, armv8m_base)))]
+    fn shcsr_enable_shift(exception: Exception) -> Option<u32> {
+        match exception {
+            Exception::MemoryManagement => Some(16),
+            Exception::BusFault => Some(17),
+            Exception::UsageFault => Some(18),
+            #[cfg(armv8m_main)]
+            Exception::SecureFault => Some(19),
+            _ => None,
+        }
+    }
+
     /// Enable the exception
     ///
     /// If the exception is enabled, when the exception is triggered, the exception handler will be executed instead of the
@@ -1032,20 +1046,11 @@ impl SCB {
             return;
         }
 
-        // Make sure that the read-modify-write sequence happens during a critical section to avoid
-        // modifying pending and active interrupts.
-        interrupt::free(|_| {
-            let shift = match exception {
-                Exception::MemoryManagement => 16,
-                Exception::BusFault => 17,
-                Exception::UsageFault => 18,
-                #[cfg(armv8m_main)]
-                Exception::SecureFault => 19,
-                _ => return,
-            };
-
-            unsafe { self.shcsr.modify(|value| value | (1 << shift)) }
-        })
+        if let Some(shift) = SCB::shcsr_enable_shift(exception) {
+            // Make sure that the read-modify-write sequence happens during a critical section to
+            // avoid modifying pending and active interrupts.
+            interrupt::free(|_| unsafe { self.shcsr.modify(|value| value | (1 << shift)) })
+        }
     }
 
     /// Disable the exception
@@ -1066,20 +1071,11 @@ impl SCB {
             return;
         }
 
-        // Make sure that the read-modify-write sequence happens during a critical section to avoid
-        // modifying pending and active interrupts.
-        interrupt::free(|_| {
-            let shift = match exception {
-                Exception::MemoryManagement => 16,
-                Exception::BusFault => 17,
-                Exception::UsageFault => 18,
-                #[cfg(armv8m_main)]
-                Exception::SecureFault => 19,
-                _ => return,
-            };
-
-            unsafe { self.shcsr.modify(|value| value & !(1 << shift)) }
-        })
+        if let Some(shift) = SCB::shcsr_enable_shift(exception) {
+            // Make sure that the read-modify-write sequence happens during a critical section to
+            // avoid modifying pending and active interrupts.
+            interrupt::free(|_| unsafe { self.shcsr.modify(|value| value & !(1 << shift)) })
+        }
     }
 
     /// Check if an exception is enabled
@@ -1094,15 +1090,10 @@ impl SCB {
     #[inline]
     #[cfg(not(any(armv6m, armv8m_base)))]
     pub fn is_enabled(&mut self, exception: Exception) -> bool {
-        let shift = match exception {
-            Exception::MemoryManagement => 16,
-            Exception::BusFault => 17,
-            Exception::UsageFault => 18,
-            #[cfg(armv8m_main)]
-            Exception::SecureFault => 19,
-            _ => return false,
-        };
-
-        (self.shcsr.read() & (1 << shift)) > 0
+        if let Some(shift) = SCB::shcsr_enable_shift(exception) {
+            (self.shcsr.read() & (1 << shift)) > 0
+        } else {
+            false
+        }
     }
 }