Skip to content

Commit db90f78

Browse files
committed
Added comment explaining when registers will be expanded
1 parent 09f191e commit db90f78

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

src/generate.rs

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -475,7 +475,8 @@ fn register_block(registers: &[Register], defs: &Defaults) -> Result<Tokens> {
475475
// offset from the base address, in bytes
476476
let mut offset = 0;
477477
let mut registers_expanded = vec![];
478-
478+
479+
// If svd register arrays can't be converted to rust arrays (non sequential adresses, non numeral indexes, or not containing all elements from 0 to size) they will be expanded
479480
for register in registers {
480481
let register_size = register.size.or(defs.size)
481482
.ok_or_else(

0 commit comments

Comments
 (0)