@@ -65,7 +65,7 @@ Non-comprehensive list of changes in this release
65
65
with optimizations enabled.
66
66
67
67
* ``Callbacks `` have been added to ``CommandLine Options ``. These can
68
- be used to validate of selectively enable other options.
68
+ be used to validate or selectively enable other options.
69
69
70
70
* The function attributes ``no-frame-pointer-elim `` and
71
71
``no-frame-pointer-elim-non-leaf `` have been replaced by ``frame-pointer ``,
@@ -77,7 +77,7 @@ Non-comprehensive list of changes in this release
77
77
`D59918 <https://reviews.llvm.org/D59918 >`_, `LLVM-Dev talk <https://youtu.be/CzWkc_JcfS0 >`_).
78
78
In this release, 19 different attributes are inferred, including 12 LLVM IR
79
79
attributes and 7 "abstract" attributes, such as liveness. The Attributor is
80
- still under heavy development and disabled by default, to enable an early run
80
+ still under heavy development and disabled by default; to enable an early run
81
81
pass ``-mllvm -attributor-disable=false `` to an invocation of clang.
82
82
83
83
* New matrix math intrinsics have been added to LLVM
@@ -154,33 +154,33 @@ Changes to the PowerPC Target
154
154
155
155
Optimization:
156
156
157
- * Improved register pressure estimates in the loop vectorizer based on type
157
+ * Improved register pressure estimates in the loop vectorizer based on type
158
158
159
- * Improved the PowerPC cost model for the vectorizer
159
+ * Improved the PowerPC cost model for the vectorizer
160
160
161
- * Enabled vectorization of math routines on PowerPC using MASSV (Mathematical Acceleration SubSystem) library
161
+ * Enabled vectorization of math routines on PowerPC using MASSV (Mathematical Acceleration SubSystem) library
162
162
163
- compiler -rt:
163
+ copiler -rt:
164
164
165
- * Added/improved conversion functions from IBM long double to 128-bit integers
165
+ * Added/improved conversion functions from IBM long double to 128-bit integers
166
166
167
167
Codegen:
168
168
169
- * Optimized memory access instructions in loops (pertaining to update-form instructions and address computation)
169
+ * Optimized memory access instructions in loops (pertaining to update-form instructions and address computation)
170
170
171
- * Added options to disable hoisting instructions to hotter blocks based on statically or profile-based block hotness estimates
171
+ * Added options to disable hoisting instructions to hotter blocks based on statically or profile-based block hotness estimates
172
172
173
- * Code generation improvements (particularly with floating point and vector code as well as handling condition registers)
173
+ * Code generation improvements (particularly with floating point and vector code as well as handling condition registers)
174
174
175
- * Various infrastructural improvements, code refactoring, and bug fixes
175
+ * Various infrastructural improvements, code refactoring, and bug fixes
176
176
177
- * Optimized handling of control flow based on multiple comparison of same values
177
+ * Optimized handling of control flow based on multiple comparison of same values
178
178
179
179
Tools:
180
180
181
- * llvm-readobj supports displaying file header, section headers, symbol table and relocation entries for XCOFF object files
181
+ * llvm-readobj supports displaying file header, section headers, symbol table and relocation entries for XCOFF object files
182
182
183
- * llvm-objdump supports disassembling physical sections for XCOFF object files
183
+ * llvm-objdump supports disassembling physical sections for XCOFF object files
184
184
185
185
186
186
Changes to the SystemZ Target
@@ -203,9 +203,7 @@ Changes to the SystemZ Target
203
203
Changes to the X86 Target
204
204
-------------------------
205
205
206
- During this release ...
207
-
208
- * Less than 128 bit vector types, v2i32, v4i16, v2i16, v8i8, v4i8, and v2i8, are
206
+ * Less-than-128-bit vector types, v2i32, v4i16, v2i16, v8i8, v4i8, and v2i8, are
209
207
now stored in the lower bits of an xmm register and the upper bits are
210
208
undefined. Previously the elements were spread apart with undefined bits in
211
209
between them.
@@ -287,6 +285,7 @@ New Features:
287
285
than the ABI register names.
288
286
289
287
Improvements:
288
+
290
289
* Trap and Debugtrap now lower to RISC-V-specific trap instructions.
291
290
292
291
* LLVM IR Inline assembly now supports using ABI register names and using
0 commit comments