Skip to content

Commit 4cf86bd

Browse files
committed
[AMDGPU] Regen checks for schedule-barrier
NFC. Hasn't been updated since script added check-next
1 parent 22cfbf7 commit 4cf86bd

File tree

1 file changed

+27
-26
lines changed

1 file changed

+27
-26
lines changed

llvm/test/CodeGen/AMDGPU/schedule-barrier.mir

Lines changed: 27 additions & 26 deletions
Original file line numberDiff line numberDiff line change
@@ -12,32 +12,33 @@ body: |
1212
1313
; CHECK-LABEL: name: test
1414
; CHECK: liveins: $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5, $vgpr6, $vgpr7, $vgpr8, $vgpr9
15-
; CHECK: undef %0.sub3:vreg_128 = COPY $vgpr9
16-
; CHECK: undef %1.sub2:vreg_128 = COPY $vgpr8
17-
; CHECK: undef %2.sub1:vreg_128 = COPY $vgpr7
18-
; CHECK: undef %8.sub1:vreg_64 = COPY $vgpr1
19-
; CHECK: %8.sub0:vreg_64 = COPY $vgpr0
20-
; CHECK: undef %3.sub0:vreg_128 = COPY $vgpr6
21-
; CHECK: undef %4.sub3:vreg_128 = COPY $vgpr5
22-
; CHECK: undef %5.sub2:vreg_128 = COPY $vgpr4
23-
; CHECK: undef %6.sub1:vreg_128 = COPY $vgpr3
24-
; CHECK: undef %7.sub0:vreg_128 = COPY $vgpr2
25-
; CHECK: undef %9.sub0:sgpr_128 = V_READFIRSTLANE_B32 %7.sub0, implicit $exec
26-
; CHECK: %9.sub1:sgpr_128 = V_READFIRSTLANE_B32 %6.sub1, implicit $exec
27-
; CHECK: %9.sub2:sgpr_128 = V_READFIRSTLANE_B32 %5.sub2, implicit $exec
28-
; CHECK: %9.sub3:sgpr_128 = V_READFIRSTLANE_B32 %4.sub3, implicit $exec
29-
; CHECK: S_BARRIER
30-
; CHECK: [[BUFFER_LOAD_DWORD_OFFSET:%[0-9]+]]:vgpr_32 = BUFFER_LOAD_DWORD_OFFSET %9, 0, 0, 0, 0, 0, implicit $exec
31-
; CHECK: undef %12.sub0:sgpr_128 = V_READFIRSTLANE_B32 %3.sub0, implicit $exec
32-
; CHECK: %12.sub1:sgpr_128 = V_READFIRSTLANE_B32 %2.sub1, implicit $exec
33-
; CHECK: %12.sub2:sgpr_128 = V_READFIRSTLANE_B32 %1.sub2, implicit $exec
34-
; CHECK: %12.sub3:sgpr_128 = V_READFIRSTLANE_B32 %0.sub3, implicit $exec
35-
; CHECK: [[BUFFER_LOAD_DWORD_OFFSET1:%[0-9]+]]:vgpr_32 = BUFFER_LOAD_DWORD_OFFSET %12, 0, 0, 0, 0, 0, implicit $exec
36-
; CHECK: [[V_MUL_LO_U32_e64_:%[0-9]+]]:vgpr_32 = V_MUL_LO_U32_e64 [[BUFFER_LOAD_DWORD_OFFSET]], [[BUFFER_LOAD_DWORD_OFFSET]], implicit $exec
37-
; CHECK: [[V_MUL_LO_U32_e64_1:%[0-9]+]]:vgpr_32 = V_MUL_LO_U32_e64 [[BUFFER_LOAD_DWORD_OFFSET1]], [[BUFFER_LOAD_DWORD_OFFSET1]], implicit $exec
38-
; CHECK: [[V_ADD_U32_e32_:%[0-9]+]]:vgpr_32 = V_ADD_U32_e32 [[V_MUL_LO_U32_e64_]], [[V_MUL_LO_U32_e64_1]], implicit $exec
39-
; CHECK: GLOBAL_STORE_DWORD %8, [[V_ADD_U32_e32_]], 0, 0, implicit $exec
40-
; CHECK: S_ENDPGM 0
15+
; CHECK-NEXT: {{ $}}
16+
; CHECK-NEXT: undef %0.sub3:vreg_128 = COPY $vgpr9
17+
; CHECK-NEXT: undef %1.sub2:vreg_128 = COPY $vgpr8
18+
; CHECK-NEXT: undef %2.sub1:vreg_128 = COPY $vgpr7
19+
; CHECK-NEXT: undef %8.sub1:vreg_64 = COPY $vgpr1
20+
; CHECK-NEXT: %8.sub0:vreg_64 = COPY $vgpr0
21+
; CHECK-NEXT: undef %3.sub0:vreg_128 = COPY $vgpr6
22+
; CHECK-NEXT: undef %4.sub3:vreg_128 = COPY $vgpr5
23+
; CHECK-NEXT: undef %5.sub2:vreg_128 = COPY $vgpr4
24+
; CHECK-NEXT: undef %6.sub1:vreg_128 = COPY $vgpr3
25+
; CHECK-NEXT: undef %7.sub0:vreg_128 = COPY $vgpr2
26+
; CHECK-NEXT: undef %9.sub0:sgpr_128 = V_READFIRSTLANE_B32 %7.sub0, implicit $exec
27+
; CHECK-NEXT: %9.sub1:sgpr_128 = V_READFIRSTLANE_B32 %6.sub1, implicit $exec
28+
; CHECK-NEXT: %9.sub2:sgpr_128 = V_READFIRSTLANE_B32 %5.sub2, implicit $exec
29+
; CHECK-NEXT: %9.sub3:sgpr_128 = V_READFIRSTLANE_B32 %4.sub3, implicit $exec
30+
; CHECK-NEXT: S_BARRIER
31+
; CHECK-NEXT: [[BUFFER_LOAD_DWORD_OFFSET:%[0-9]+]]:vgpr_32 = BUFFER_LOAD_DWORD_OFFSET %9, 0, 0, 0, 0, 0, implicit $exec
32+
; CHECK-NEXT: undef %12.sub0:sgpr_128 = V_READFIRSTLANE_B32 %3.sub0, implicit $exec
33+
; CHECK-NEXT: %12.sub1:sgpr_128 = V_READFIRSTLANE_B32 %2.sub1, implicit $exec
34+
; CHECK-NEXT: %12.sub2:sgpr_128 = V_READFIRSTLANE_B32 %1.sub2, implicit $exec
35+
; CHECK-NEXT: %12.sub3:sgpr_128 = V_READFIRSTLANE_B32 %0.sub3, implicit $exec
36+
; CHECK-NEXT: [[BUFFER_LOAD_DWORD_OFFSET1:%[0-9]+]]:vgpr_32 = BUFFER_LOAD_DWORD_OFFSET %12, 0, 0, 0, 0, 0, implicit $exec
37+
; CHECK-NEXT: [[V_MUL_LO_U32_e64_:%[0-9]+]]:vgpr_32 = V_MUL_LO_U32_e64 [[BUFFER_LOAD_DWORD_OFFSET]], [[BUFFER_LOAD_DWORD_OFFSET]], implicit $exec
38+
; CHECK-NEXT: [[V_MUL_LO_U32_e64_1:%[0-9]+]]:vgpr_32 = V_MUL_LO_U32_e64 [[BUFFER_LOAD_DWORD_OFFSET1]], [[BUFFER_LOAD_DWORD_OFFSET1]], implicit $exec
39+
; CHECK-NEXT: [[V_ADD_U32_e32_:%[0-9]+]]:vgpr_32 = V_ADD_U32_e32 [[V_MUL_LO_U32_e64_]], [[V_MUL_LO_U32_e64_1]], implicit $exec
40+
; CHECK-NEXT: GLOBAL_STORE_DWORD %8, [[V_ADD_U32_e32_]], 0, 0, implicit $exec
41+
; CHECK-NEXT: S_ENDPGM 0
4142
undef %43.sub3:vreg_128 = COPY $vgpr9
4243
undef %42.sub2:vreg_128 = COPY $vgpr8
4344
undef %41.sub1:vreg_128 = COPY $vgpr7

0 commit comments

Comments
 (0)