Skip to content

Commit 76f0d18

Browse files
committed
[AArch64] Regenerate arm64-vabs.ll, arm64-subvector-extend.ll and some mir tests. NFC
1 parent 4162f36 commit 76f0d18

File tree

6 files changed

+804
-777
lines changed

6 files changed

+804
-777
lines changed

llvm/test/CodeGen/AArch64/GlobalISel/legalize-ctpop.mir

Lines changed: 14 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -15,6 +15,7 @@ body: |
1515
; CHECK-NEXT: %ctpop:_(<8 x s8>) = G_CTPOP %copy(<8 x s8>)
1616
; CHECK-NEXT: $d0 = COPY %ctpop(<8 x s8>)
1717
; CHECK-NEXT: RET_ReallyLR implicit $d0
18+
;
1819
; CHECK-CSSC-LABEL: name: v8s8_legal
1920
; CHECK-CSSC: liveins: $d0
2021
; CHECK-CSSC-NEXT: {{ $}}
@@ -41,6 +42,7 @@ body: |
4142
; CHECK-NEXT: %ctpop:_(<16 x s8>) = G_CTPOP %copy(<16 x s8>)
4243
; CHECK-NEXT: $q0 = COPY %ctpop(<16 x s8>)
4344
; CHECK-NEXT: RET_ReallyLR implicit $q0
45+
;
4446
; CHECK-CSSC-LABEL: name: v16s8_legal
4547
; CHECK-CSSC: liveins: $q0
4648
; CHECK-CSSC-NEXT: {{ $}}
@@ -70,6 +72,7 @@ body: |
7072
; CHECK-NEXT: %ctpop:_(s32) = G_INTRINSIC intrinsic(@llvm.aarch64.neon.uaddlv), [[CTPOP]](<8 x s8>)
7173
; CHECK-NEXT: $w0 = COPY %ctpop(s32)
7274
; CHECK-NEXT: RET_ReallyLR implicit $w0
75+
;
7376
; CHECK-CSSC-LABEL: name: s32_lower
7477
; CHECK-CSSC: liveins: $w0
7578
; CHECK-CSSC-NEXT: {{ $}}
@@ -99,6 +102,7 @@ body: |
99102
; CHECK-NEXT: %ctpop:_(s64) = G_ZEXT [[INT]](s32)
100103
; CHECK-NEXT: $x0 = COPY %ctpop(s64)
101104
; CHECK-NEXT: RET_ReallyLR implicit $x0
105+
;
102106
; CHECK-CSSC-LABEL: name: s64_lower
103107
; CHECK-CSSC: liveins: $x0
104108
; CHECK-CSSC-NEXT: {{ $}}
@@ -134,6 +138,7 @@ body: |
134138
; CHECK-NEXT: $x0 = COPY [[MV1]](s64)
135139
; CHECK-NEXT: $x1 = COPY [[C1]](s64)
136140
; CHECK-NEXT: RET_ReallyLR implicit $x0, implicit $x1
141+
;
137142
; CHECK-CSSC-LABEL: name: s128_lower
138143
; CHECK-CSSC: liveins: $x0, $x1
139144
; CHECK-CSSC-NEXT: {{ $}}
@@ -176,6 +181,7 @@ body: |
176181
; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY [[INT]](s32)
177182
; CHECK-NEXT: $w0 = COPY [[COPY]](s32)
178183
; CHECK-NEXT: RET_ReallyLR implicit $w0
184+
;
179185
; CHECK-CSSC-LABEL: name: widen_s16
180186
; CHECK-CSSC: liveins: $w0
181187
; CHECK-CSSC-NEXT: {{ $}}
@@ -214,6 +220,7 @@ body: |
214220
; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY [[INT]](s32)
215221
; CHECK-NEXT: $w0 = COPY [[COPY]](s32)
216222
; CHECK-NEXT: RET_ReallyLR implicit $w0
223+
;
217224
; CHECK-CSSC-LABEL: name: widen_s8
218225
; CHECK-CSSC: liveins: $w0
219226
; CHECK-CSSC-NEXT: {{ $}}
@@ -252,6 +259,7 @@ body: |
252259
; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY [[INT]](s32)
253260
; CHECK-NEXT: $w0 = COPY [[COPY]](s32)
254261
; CHECK-NEXT: RET_ReallyLR implicit $w0
262+
;
255263
; CHECK-CSSC-LABEL: name: widen_s3
256264
; CHECK-CSSC: liveins: $w0
257265
; CHECK-CSSC-NEXT: {{ $}}
@@ -289,6 +297,7 @@ body: |
289297
; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY [[INT]](s32)
290298
; CHECK-NEXT: $w0 = COPY [[COPY]](s32)
291299
; CHECK-NEXT: RET_ReallyLR implicit $w0
300+
;
292301
; CHECK-CSSC-LABEL: name: different_sizes
293302
; CHECK-CSSC: liveins: $w0
294303
; CHECK-CSSC-NEXT: {{ $}}
@@ -323,6 +332,7 @@ body: |
323332
; CHECK-NEXT: [[INT:%[0-9]+]]:_(<8 x s16>) = G_INTRINSIC intrinsic(@llvm.aarch64.neon.uaddlp), [[CTPOP]](<16 x s8>)
324333
; CHECK-NEXT: $q0 = COPY [[INT]](<8 x s16>)
325334
; CHECK-NEXT: RET_ReallyLR implicit $q0
335+
;
326336
; CHECK-CSSC-LABEL: name: custom_8x16
327337
; CHECK-CSSC: liveins: $q0
328338
; CHECK-CSSC-NEXT: {{ $}}
@@ -355,6 +365,7 @@ body: |
355365
; CHECK-NEXT: [[INT1:%[0-9]+]]:_(<4 x s32>) = G_INTRINSIC intrinsic(@llvm.aarch64.neon.uaddlp), [[INT]](<8 x s16>)
356366
; CHECK-NEXT: $q0 = COPY [[INT1]](<4 x s32>)
357367
; CHECK-NEXT: RET_ReallyLR implicit $q0
368+
;
358369
; CHECK-CSSC-LABEL: name: custom_4x32
359370
; CHECK-CSSC: liveins: $q0
360371
; CHECK-CSSC-NEXT: {{ $}}
@@ -389,6 +400,7 @@ body: |
389400
; CHECK-NEXT: [[INT2:%[0-9]+]]:_(<2 x s64>) = G_INTRINSIC intrinsic(@llvm.aarch64.neon.uaddlp), [[INT1]](<4 x s32>)
390401
; CHECK-NEXT: $q0 = COPY [[INT2]](<2 x s64>)
391402
; CHECK-NEXT: RET_ReallyLR implicit $q0
403+
;
392404
; CHECK-CSSC-LABEL: name: custom_2x64
393405
; CHECK-CSSC: liveins: $q0
394406
; CHECK-CSSC-NEXT: {{ $}}
@@ -422,6 +434,7 @@ body: |
422434
; CHECK-NEXT: [[INT:%[0-9]+]]:_(<4 x s16>) = G_INTRINSIC intrinsic(@llvm.aarch64.neon.uaddlp), [[CTPOP]](<8 x s8>)
423435
; CHECK-NEXT: $d0 = COPY [[INT]](<4 x s16>)
424436
; CHECK-NEXT: RET_ReallyLR implicit $d0
437+
;
425438
; CHECK-CSSC-LABEL: name: custom_4x16
426439
; CHECK-CSSC: liveins: $d0
427440
; CHECK-CSSC-NEXT: {{ $}}
@@ -454,6 +467,7 @@ body: |
454467
; CHECK-NEXT: [[INT1:%[0-9]+]]:_(<2 x s32>) = G_INTRINSIC intrinsic(@llvm.aarch64.neon.uaddlp), [[INT]](<4 x s16>)
455468
; CHECK-NEXT: $d0 = COPY [[INT1]](<2 x s32>)
456469
; CHECK-NEXT: RET_ReallyLR implicit $d0
470+
;
457471
; CHECK-CSSC-LABEL: name: custom_2x32
458472
; CHECK-CSSC: liveins: $d0
459473
; CHECK-CSSC-NEXT: {{ $}}

0 commit comments

Comments
 (0)