We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent e2ccf7f commit 9a47674Copy full SHA for 9a47674
llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
@@ -1223,8 +1223,6 @@ void AArch64TargetLowering::addTypeForFixedLengthSVE(MVT VT) {
1223
setOperationAction(ISD::VECREDUCE_ADD, VT, Custom);
1224
setOperationAction(ISD::VECREDUCE_SMAX, VT, Custom);
1225
setOperationAction(ISD::VECREDUCE_SMIN, VT, Custom);
1226
- setOperationAction(ISD::VECREDUCE_UMAX, VT, Custom);
1227
- setOperationAction(ISD::VECREDUCE_UMIN, VT, Custom);
1228
setOperationAction(ISD::VSELECT, VT, Custom);
1229
setOperationAction(ISD::XOR, VT, Custom);
1230
setOperationAction(ISD::ZERO_EXTEND, VT, Custom);
0 commit comments