We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 89aeefc commit b3b2a92Copy full SHA for b3b2a92
llvm/lib/Target/RISCV/RISCVInstrInfo.td
@@ -237,7 +237,7 @@ def InsnDirectiveOpcode : AsmOperandClass {
237
let PredicateMethod = "isImm";
238
}
239
240
-def uimm6 : Operand<XLenVT>, ImmLeaf<XLenVT, [{return isInt<6>(Imm);}]> {
+def uimm6 : Operand<XLenVT>, ImmLeaf<XLenVT, [{return isUInt<6>(Imm);}]> {
241
let ParserMatchClass = UImmAsmOperand<6>;
242
let DecoderMethod = "decodeUImmOperand<6>";
243
let OperandType = "OPERAND_UIMM6";
0 commit comments