|
| 1 | +// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py |
| 2 | +// RUN: not %clang_cc1 -target-feature +altivec -target-feature +vsx \ |
| 3 | +// RUN: -faltivec-src-compat=mixed -triple powerpc-unknown-unknown -S -emit-llvm %s -o - 2>&1 | FileCheck %s --check-prefix=ERROR |
| 4 | +// RUN: not %clang_cc1 -target-feature +altivec -target-feature +vsx \ |
| 5 | +// RUN: -faltivec-src-compat=gcc -triple powerpc-unknown-unknown -S -emit-llvm %s -o - 2>&1| FileCheck %s --check-prefix=ERROR |
| 6 | +// RUN: %clang_cc1 -target-feature +altivec -target-feature +vsx \ |
| 7 | +// RUN: -faltivec-src-compat=xl -triple powerpc-unknown-unknown -S -emit-llvm %s -o - | FileCheck %s |
| 8 | +// RUN: %clang -mcpu=pwr8 -faltivec-src-compat=xl --target=powerpc-unknown-unknown -S -emit-llvm %s -o - | FileCheck %s |
| 9 | +// RUN: %clang -mcpu=pwr9 -faltivec-src-compat=xl --target=powerpc-unknown-unknown -S -emit-llvm %s -o - | FileCheck %s |
| 10 | + |
| 11 | +// CHECK-LABEL: @bi8( |
| 12 | +// CHECK-NEXT: entry: |
| 13 | +// CHECK-NEXT: [[A_ADDR:%.*]] = alloca <16 x i8>, align 16 |
| 14 | +// CHECK-NEXT: [[B_ADDR:%.*]] = alloca <16 x i8>, align 16 |
| 15 | +// CHECK-NEXT: store <16 x i8> [[A:%.*]], <16 x i8>* [[A_ADDR]], align 16 |
| 16 | +// CHECK-NEXT: store <16 x i8> [[B:%.*]], <16 x i8>* [[B_ADDR]], align 16 |
| 17 | +// CHECK-NEXT: [[TMP0:%.*]] = load <16 x i8>, <16 x i8>* [[A_ADDR]], align 16 |
| 18 | +// CHECK-NEXT: [[TMP1:%.*]] = load <16 x i8>, <16 x i8>* [[B_ADDR]], align 16 |
| 19 | +// CHECK-NEXT: [[TMP2:%.*]] = call i32 @llvm.ppc.altivec.vcmpequb.p(i32 2, <16 x i8> [[TMP0]], <16 x i8> [[TMP1]]) |
| 20 | +// CHECK-NEXT: [[TOBOOL:%.*]] = icmp ne i32 [[TMP2]], 0 |
| 21 | +// CHECK-NEXT: [[TMP3:%.*]] = zext i1 [[TOBOOL]] to i64 |
| 22 | +// CHECK-NEXT: [[COND:%.*]] = select i1 [[TOBOOL]], i32 3, i32 7 |
| 23 | +// CHECK-NEXT: ret i32 [[COND]] |
| 24 | +// |
| 25 | +// ERROR: error: used type '__attribute__((__vector_size__(16 * sizeof(char)))) char' (vector of 16 'char' values) where arithmetic or pointer type is required |
| 26 | +int bi8(vector bool char a, vector bool char b) { |
| 27 | + return a == b ? 3 : 7; |
| 28 | +} |
| 29 | + |
| 30 | +// CHECK-LABEL: @bi16( |
| 31 | +// CHECK-NEXT: entry: |
| 32 | +// CHECK-NEXT: [[A_ADDR:%.*]] = alloca <8 x i16>, align 16 |
| 33 | +// CHECK-NEXT: [[B_ADDR:%.*]] = alloca <8 x i16>, align 16 |
| 34 | +// CHECK-NEXT: store <8 x i16> [[A:%.*]], <8 x i16>* [[A_ADDR]], align 16 |
| 35 | +// CHECK-NEXT: store <8 x i16> [[B:%.*]], <8 x i16>* [[B_ADDR]], align 16 |
| 36 | +// CHECK-NEXT: [[TMP0:%.*]] = load <8 x i16>, <8 x i16>* [[A_ADDR]], align 16 |
| 37 | +// CHECK-NEXT: [[TMP1:%.*]] = load <8 x i16>, <8 x i16>* [[B_ADDR]], align 16 |
| 38 | +// CHECK-NEXT: [[TMP2:%.*]] = call i32 @llvm.ppc.altivec.vcmpequh.p(i32 2, <8 x i16> [[TMP0]], <8 x i16> [[TMP1]]) |
| 39 | +// CHECK-NEXT: [[TOBOOL:%.*]] = icmp ne i32 [[TMP2]], 0 |
| 40 | +// CHECK-NEXT: [[TMP3:%.*]] = zext i1 [[TOBOOL]] to i64 |
| 41 | +// CHECK-NEXT: [[COND:%.*]] = select i1 [[TOBOOL]], i32 3, i32 7 |
| 42 | +// CHECK-NEXT: ret i32 [[COND]] |
| 43 | +// |
| 44 | +// ERROR: error: used type '__attribute__((__vector_size__(8 * sizeof(short)))) short' (vector of 8 'short' values) where arithmetic or pointer type is required |
| 45 | +int bi16(vector bool short a, vector bool short b) { |
| 46 | + return a == b ? 3 : 7; |
| 47 | +} |
| 48 | + |
| 49 | +// CHECK-LABEL: @bi32( |
| 50 | +// CHECK-NEXT: entry: |
| 51 | +// CHECK-NEXT: [[A_ADDR:%.*]] = alloca <4 x i32>, align 16 |
| 52 | +// CHECK-NEXT: [[B_ADDR:%.*]] = alloca <4 x i32>, align 16 |
| 53 | +// CHECK-NEXT: store <4 x i32> [[A:%.*]], <4 x i32>* [[A_ADDR]], align 16 |
| 54 | +// CHECK-NEXT: store <4 x i32> [[B:%.*]], <4 x i32>* [[B_ADDR]], align 16 |
| 55 | +// CHECK-NEXT: [[TMP0:%.*]] = load <4 x i32>, <4 x i32>* [[A_ADDR]], align 16 |
| 56 | +// CHECK-NEXT: [[TMP1:%.*]] = load <4 x i32>, <4 x i32>* [[B_ADDR]], align 16 |
| 57 | +// CHECK-NEXT: [[TMP2:%.*]] = call i32 @llvm.ppc.altivec.vcmpequw.p(i32 2, <4 x i32> [[TMP0]], <4 x i32> [[TMP1]]) |
| 58 | +// CHECK-NEXT: [[TOBOOL:%.*]] = icmp ne i32 [[TMP2]], 0 |
| 59 | +// CHECK-NEXT: [[TMP3:%.*]] = zext i1 [[TOBOOL]] to i64 |
| 60 | +// CHECK-NEXT: [[COND:%.*]] = select i1 [[TOBOOL]], i32 3, i32 7 |
| 61 | +// CHECK-NEXT: ret i32 [[COND]] |
| 62 | +// |
| 63 | +// ERROR: error: used type '__attribute__((__vector_size__(4 * sizeof(long)))) long' (vector of 4 'long' values) where arithmetic or pointer type is required |
| 64 | +int bi32(vector bool int a, vector bool int b) { |
| 65 | + return a == b ? 3 : 7; |
| 66 | +} |
| 67 | + |
| 68 | +// CHECK-LABEL: @bi64( |
| 69 | +// CHECK-NEXT: entry: |
| 70 | +// CHECK-NEXT: [[A_ADDR:%.*]] = alloca <2 x i64>, align 16 |
| 71 | +// CHECK-NEXT: [[B_ADDR:%.*]] = alloca <2 x i64>, align 16 |
| 72 | +// CHECK-NEXT: store <2 x i64> [[A:%.*]], <2 x i64>* [[A_ADDR]], align 16 |
| 73 | +// CHECK-NEXT: store <2 x i64> [[B:%.*]], <2 x i64>* [[B_ADDR]], align 16 |
| 74 | +// CHECK-NEXT: [[TMP0:%.*]] = load <2 x i64>, <2 x i64>* [[A_ADDR]], align 16 |
| 75 | +// CHECK-NEXT: [[TMP1:%.*]] = load <2 x i64>, <2 x i64>* [[B_ADDR]], align 16 |
| 76 | +// CHECK-NEXT: [[TMP2:%.*]] = call i32 @llvm.ppc.altivec.vcmpequd.p(i32 2, <2 x i64> [[TMP0]], <2 x i64> [[TMP1]]) |
| 77 | +// CHECK-NEXT: [[TOBOOL:%.*]] = icmp ne i32 [[TMP2]], 0 |
| 78 | +// CHECK-NEXT: [[TMP3:%.*]] = zext i1 [[TOBOOL]] to i64 |
| 79 | +// CHECK-NEXT: [[COND:%.*]] = select i1 [[TOBOOL]], i32 3, i32 7 |
| 80 | +// CHECK-NEXT: ret i32 [[COND]] |
| 81 | +// |
| 82 | +// ERROR: error: used type '__attribute__((__vector_size__(2 * sizeof(long long)))) long long' (vector of 2 'long long' values) where arithmetic or pointer type is required |
| 83 | +int bi64(vector bool long long a, vector bool long long b) { |
| 84 | + return a == b ? 3 : 7; |
| 85 | +} |
| 86 | + |
| 87 | +// CHECK-LABEL: @VecPixel( |
| 88 | +// CHECK-NEXT: entry: |
| 89 | +// CHECK-NEXT: [[A_ADDR:%.*]] = alloca <8 x i16>, align 16 |
| 90 | +// CHECK-NEXT: [[B_ADDR:%.*]] = alloca <8 x i16>, align 16 |
| 91 | +// CHECK-NEXT: store <8 x i16> [[A:%.*]], <8 x i16>* [[A_ADDR]], align 16 |
| 92 | +// CHECK-NEXT: store <8 x i16> [[B:%.*]], <8 x i16>* [[B_ADDR]], align 16 |
| 93 | +// CHECK-NEXT: [[TMP0:%.*]] = load <8 x i16>, <8 x i16>* [[A_ADDR]], align 16 |
| 94 | +// CHECK-NEXT: [[TMP1:%.*]] = load <8 x i16>, <8 x i16>* [[B_ADDR]], align 16 |
| 95 | +// CHECK-NEXT: [[TMP2:%.*]] = call i32 @llvm.ppc.altivec.vcmpequh.p(i32 2, <8 x i16> [[TMP0]], <8 x i16> [[TMP1]]) |
| 96 | +// CHECK-NEXT: [[TOBOOL:%.*]] = icmp ne i32 [[TMP2]], 0 |
| 97 | +// CHECK-NEXT: [[TMP3:%.*]] = zext i1 [[TOBOOL]] to i64 |
| 98 | +// CHECK-NEXT: [[COND:%.*]] = select i1 [[TOBOOL]], i32 3, i32 7 |
| 99 | +// CHECK-NEXT: ret i32 [[COND]] |
| 100 | +// |
| 101 | +// ERROR: error: used type '__attribute__((__vector_size__(8 * sizeof(short)))) short' (vector of 8 'short' values) where arithmetic or pointer type is required |
| 102 | +int VecPixel(vector pixel a, vector pixel b) { |
| 103 | + return a == b ? 3 : 7; |
| 104 | +} |
0 commit comments