Skip to content
This repository was archived by the owner on Feb 5, 2019. It is now read-only.

Commit 33274bc

Browse files
committed
[llvm-exegesis][NFC] Cleanup useless braces.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@336076 91177308-0d34-0410-b5e6-96231b3b80d8
1 parent ef235be commit 33274bc

File tree

1 file changed

+8
-16
lines changed

1 file changed

+8
-16
lines changed

tools/llvm-exegesis/lib/X86/Target.cpp

Lines changed: 8 additions & 16 deletions
Original file line numberDiff line numberDiff line change
@@ -132,32 +132,24 @@ class ExegesisX86Target : public ExegesisTarget {
132132

133133
std::vector<llvm::MCInst>
134134
setRegToConstant(unsigned Reg) const override {
135-
if (llvm::X86::GR8RegClass.contains(Reg)) {
135+
if (llvm::X86::GR8RegClass.contains(Reg))
136136
return {llvm::MCInstBuilder(llvm::X86::MOV8ri).addReg(Reg).addImm(1)};
137-
}
138-
if (llvm::X86::GR16RegClass.contains(Reg)) {
137+
if (llvm::X86::GR16RegClass.contains(Reg))
139138
return {llvm::MCInstBuilder(llvm::X86::MOV16ri).addReg(Reg).addImm(1)};
140-
}
141-
if (llvm::X86::GR32RegClass.contains(Reg)) {
139+
if (llvm::X86::GR32RegClass.contains(Reg))
142140
return {llvm::MCInstBuilder(llvm::X86::MOV32ri).addReg(Reg).addImm(1)};
143-
}
144-
if (llvm::X86::GR64RegClass.contains(Reg)) {
141+
if (llvm::X86::GR64RegClass.contains(Reg))
145142
return {llvm::MCInstBuilder(llvm::X86::MOV64ri32).addReg(Reg).addImm(1)};
146-
}
147-
if (llvm::X86::VR128XRegClass.contains(Reg)) {
143+
if (llvm::X86::VR128XRegClass.contains(Reg))
148144
return setVectorRegToConstant(Reg, 16, llvm::X86::VMOVDQUrm);
149-
}
150-
if (llvm::X86::VR256XRegClass.contains(Reg)) {
145+
if (llvm::X86::VR256XRegClass.contains(Reg))
151146
return setVectorRegToConstant(Reg, 32, llvm::X86::VMOVDQUYrm);
152-
}
153-
if (llvm::X86::VR512RegClass.contains(Reg)) {
147+
if (llvm::X86::VR512RegClass.contains(Reg))
154148
return setVectorRegToConstant(Reg, 64, llvm::X86::VMOVDQU64Zrm);
155-
}
156149
if (llvm::X86::RFP32RegClass.contains(Reg) ||
157150
llvm::X86::RFP64RegClass.contains(Reg) ||
158-
llvm::X86::RFP80RegClass.contains(Reg)) {
151+
llvm::X86::RFP80RegClass.contains(Reg))
159152
return setVectorRegToConstant(Reg, 8, llvm::X86::LD_Fp64m);
160-
}
161153
return {};
162154
}
163155

0 commit comments

Comments
 (0)