Skip to content
This repository was archived by the owner on Feb 5, 2019. It is now read-only.

Commit 94d06b0

Browse files
committed
Merging r309325:
------------------------------------------------------------------------ r309325 | ab | 2017-07-27 14:28:59 -0700 (Thu, 27 Jul 2017) | 8 lines [X86] Don't lie about legality to TLI's demanded bits. Like r309323, X86 had a typo where it passed the wrong flags to TLO. Found by inspection; I haven't been able to tickle this into having observable behavior. I don't think it does, given that X86 doesn't have custom demanded bits logic, and the generic logic doesn't have a lot of exposure to illegal constructs. ------------------------------------------------------------------------ git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_50@309587 91177308-0d34-0410-b5e6-96231b3b80d8
1 parent 7b70f01 commit 94d06b0

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

lib/Target/X86/X86ISelLowering.cpp

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -30612,8 +30612,8 @@ static SDValue combineSelect(SDNode *N, SelectionDAG &DAG,
3061230612
assert(BitWidth >= 8 && BitWidth <= 64 && "Invalid mask size");
3061330613
APInt DemandedMask(APInt::getSignMask(BitWidth));
3061430614
KnownBits Known;
30615-
TargetLowering::TargetLoweringOpt TLO(DAG, DCI.isBeforeLegalize(),
30616-
DCI.isBeforeLegalizeOps());
30615+
TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(),
30616+
!DCI.isBeforeLegalizeOps());
3061730617
if (TLI.ShrinkDemandedConstant(Cond, DemandedMask, TLO) ||
3061830618
TLI.SimplifyDemandedBits(Cond, DemandedMask, Known, TLO)) {
3061930619
// If we changed the computation somewhere in the DAG, this change will

0 commit comments

Comments
 (0)