We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 0fd7c8e commit 36829ddCopy full SHA for 36829dd
crates/core_simd/src/vector.rs
@@ -174,6 +174,7 @@ where
174
slice.len() >= LANES,
175
"slice length must be at least the number of lanes"
176
);
177
+ assert!(core::mem::size_of::<Self>() == LANES * core::mem::size_of::<T>());
178
// Safety:
179
// - We've checked the length is sufficient.
180
// - `T` and `Simd<T, N>` are Copy types.
@@ -203,6 +204,7 @@ where
203
204
205
206
207
208
209
// - We've checked the length is sufficient
210
0 commit comments