Skip to content

Commit 9c3a866

Browse files
committed
middle/outlives.rs: s/temp/subcomponents/
1 parent 0582fed commit 9c3a866

File tree

1 file changed

+4
-4
lines changed

1 file changed

+4
-4
lines changed

src/librustc/middle/outlives.rs

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -122,8 +122,8 @@ fn compute_components<'a,'tcx>(infcx: &InferCtxt<'a,'tcx>,
122122
}
123123
ty::TyBareFn(..) | ty::TyTrait(..) => {
124124
subtys.skip_current_subtree();
125-
let temp = capture_components(infcx, ty);
126-
out.push(Component::RFC1214(temp));
125+
let subcomponents = capture_components(infcx, ty);
126+
out.push(Component::RFC1214(subcomponents));
127127
}
128128
ty::TyParam(p) => {
129129
out.push(Component::Param(p));
@@ -148,8 +148,8 @@ fn compute_components<'a,'tcx>(infcx: &InferCtxt<'a,'tcx>,
148148
} else {
149149
// fallback case: continue walking through and
150150
// constrain Pi.
151-
let temp = capture_components(infcx, ty);
152-
out.push(Component::EscapingProjection(temp));
151+
let subcomponents = capture_components(infcx, ty);
152+
out.push(Component::EscapingProjection(subcomponents));
153153
}
154154
subtys.skip_current_subtree();
155155
}

0 commit comments

Comments
 (0)