We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 72959dd commit 01102d7Copy full SHA for 01102d7
crates/core_arch/src/x86/avx512f.rs
@@ -92,7 +92,7 @@ pub unsafe fn _mm512_setr_epi32(
92
/// [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32gather_epi64)
93
#[inline]
94
#[target_feature(enable = "avx512f")]
95
-#[cfg_attr(test, assert_instr(vpgatherdq))]
+#[cfg_attr(test, assert_instr(vpgatherdq, scale = 1))]
96
pub unsafe fn _mm512_i32gather_epi64(offsets: __m256i, slice: *const u8, scale: i32) -> __m512i {
97
let zero = _mm512_setzero_si512().as_i64x8();
98
let neg_one = -1;
0 commit comments