@@ -6919,6 +6919,7 @@ pub unsafe fn vusmmlaq_s32(a: int32x4_t, b: uint8x16_t, c: int8x16_t) -> int32x4
6919
6919
/// Vector combine
6920
6920
#[inline]
6921
6921
#[target_feature(enable = "neon")]
6922
+ #[cfg_attr(target_arch = "arm", target_feature(enable = "v7"))]
6922
6923
#[cfg_attr(test, assert_instr(mov))]
6923
6924
pub unsafe fn vcombine_f16 ( low: float16x4_t, high: float16x4_t) -> float16x8_t {
6924
6925
simd_shuffle8!(low, high, [0, 1, 2, 3, 4, 5, 6, 7])
@@ -6928,6 +6929,7 @@ pub unsafe fn vcombine_f16 ( low: float16x4_t, high: float16x4_t) -> float16x8_
6928
6929
/// Vector combine
6929
6930
#[ inline]
6930
6931
#[ target_feature( enable = "neon" ) ]
6932
+ #[ cfg_attr( target_arch = "arm" , target_feature( enable = "v7" ) ) ]
6931
6933
#[ cfg_attr( test, assert_instr( mov) ) ]
6932
6934
#[ stable( feature = "neon_intrinsics" , since = "1.59.0" ) ]
6933
6935
pub unsafe fn vcombine_f32 ( low : float32x2_t , high : float32x2_t ) -> float32x4_t {
@@ -6937,6 +6939,7 @@ pub unsafe fn vcombine_f32(low: float32x2_t, high: float32x2_t) -> float32x4_t {
6937
6939
/// Vector combine
6938
6940
#[ inline]
6939
6941
#[ target_feature( enable = "neon" ) ]
6942
+ #[ cfg_attr( target_arch = "arm" , target_feature( enable = "v7" ) ) ]
6940
6943
#[ cfg_attr( test, assert_instr( mov) ) ]
6941
6944
#[ stable( feature = "neon_intrinsics" , since = "1.59.0" ) ]
6942
6945
pub unsafe fn vcombine_p8 ( low : poly8x8_t , high : poly8x8_t ) -> poly8x16_t {
@@ -6950,6 +6953,7 @@ pub unsafe fn vcombine_p8(low: poly8x8_t, high: poly8x8_t) -> poly8x16_t {
6950
6953
/// Vector combine
6951
6954
#[ inline]
6952
6955
#[ target_feature( enable = "neon" ) ]
6956
+ #[ cfg_attr( target_arch = "arm" , target_feature( enable = "v7" ) ) ]
6953
6957
#[ cfg_attr( test, assert_instr( mov) ) ]
6954
6958
#[ stable( feature = "neon_intrinsics" , since = "1.59.0" ) ]
6955
6959
pub unsafe fn vcombine_p16 ( low : poly16x4_t , high : poly16x4_t ) -> poly16x8_t {
@@ -6958,7 +6962,8 @@ pub unsafe fn vcombine_p16(low: poly16x4_t, high: poly16x4_t) -> poly16x8_t {
6958
6962
6959
6963
/// Vector combine
6960
6964
#[ inline]
6961
- #[ target_feature( enable = "neon,v7" ) ]
6965
+ #[ target_feature( enable = "neon" ) ]
6966
+ #[ cfg_attr( target_arch = "arm" , target_feature( enable = "v7" ) ) ]
6962
6967
#[ cfg_attr( test, assert_instr( mov) ) ]
6963
6968
#[ cfg_attr(
6964
6969
target_arch = "aarch64" ,
@@ -6974,7 +6979,8 @@ pub unsafe fn vcombine_s8(low: int8x8_t, high: int8x8_t) -> int8x16_t {
6974
6979
6975
6980
/// Vector combine
6976
6981
#[ inline]
6977
- #[ target_feature( enable = "neon,v7" ) ]
6982
+ #[ target_feature( enable = "neon" ) ]
6983
+ #[ cfg_attr( target_arch = "arm" , target_feature( enable = "v7" ) ) ]
6978
6984
#[ cfg_attr( test, assert_instr( mov) ) ]
6979
6985
#[ cfg_attr(
6980
6986
target_arch = "aarch64" ,
@@ -6986,7 +6992,8 @@ pub unsafe fn vcombine_s16(low: int16x4_t, high: int16x4_t) -> int16x8_t {
6986
6992
6987
6993
/// Vector combine
6988
6994
#[ inline]
6989
- #[ target_feature( enable = "neon,v7" ) ]
6995
+ #[ target_feature( enable = "neon" ) ]
6996
+ #[ cfg_attr( target_arch = "arm" , target_feature( enable = "v7" ) ) ]
6990
6997
#[ cfg_attr( test, assert_instr( mov) ) ]
6991
6998
#[ cfg_attr(
6992
6999
target_arch = "aarch64" ,
@@ -6998,7 +7005,8 @@ pub unsafe fn vcombine_s32(low: int32x2_t, high: int32x2_t) -> int32x4_t {
6998
7005
6999
7006
/// Vector combine
7000
7007
#[ inline]
7001
- #[ target_feature( enable = "neon,v7" ) ]
7008
+ #[ target_feature( enable = "neon" ) ]
7009
+ #[ cfg_attr( target_arch = "arm" , target_feature( enable = "v7" ) ) ]
7002
7010
#[ cfg_attr( test, assert_instr( mov) ) ]
7003
7011
#[ cfg_attr(
7004
7012
target_arch = "aarch64" ,
@@ -7010,7 +7018,8 @@ pub unsafe fn vcombine_s64(low: int64x1_t, high: int64x1_t) -> int64x2_t {
7010
7018
7011
7019
/// Vector combine
7012
7020
#[ inline]
7013
- #[ target_feature( enable = "neon,v7" ) ]
7021
+ #[ target_feature( enable = "neon" ) ]
7022
+ #[ cfg_attr( target_arch = "arm" , target_feature( enable = "v7" ) ) ]
7014
7023
#[ cfg_attr( test, assert_instr( mov) ) ]
7015
7024
#[ cfg_attr(
7016
7025
target_arch = "aarch64" ,
@@ -7026,7 +7035,8 @@ pub unsafe fn vcombine_u8(low: uint8x8_t, high: uint8x8_t) -> uint8x16_t {
7026
7035
7027
7036
/// Vector combine
7028
7037
#[ inline]
7029
- #[ target_feature( enable = "neon,v7" ) ]
7038
+ #[ target_feature( enable = "neon" ) ]
7039
+ #[ cfg_attr( target_arch = "arm" , target_feature( enable = "v7" ) ) ]
7030
7040
#[ cfg_attr( test, assert_instr( mov) ) ]
7031
7041
#[ cfg_attr(
7032
7042
target_arch = "aarch64" ,
@@ -7038,7 +7048,8 @@ pub unsafe fn vcombine_u16(low: uint16x4_t, high: uint16x4_t) -> uint16x8_t {
7038
7048
7039
7049
/// Vector combine
7040
7050
#[ inline]
7041
- #[ target_feature( enable = "neon,v7" ) ]
7051
+ #[ target_feature( enable = "neon" ) ]
7052
+ #[ cfg_attr( target_arch = "arm" , target_feature( enable = "v7" ) ) ]
7042
7053
#[ cfg_attr( test, assert_instr( mov) ) ]
7043
7054
#[ cfg_attr(
7044
7055
target_arch = "aarch64" ,
@@ -7050,7 +7061,8 @@ pub unsafe fn vcombine_u32(low: uint32x2_t, high: uint32x2_t) -> uint32x4_t {
7050
7061
7051
7062
/// Vector combine
7052
7063
#[ inline]
7053
- #[ target_feature( enable = "neon,v7" ) ]
7064
+ #[ target_feature( enable = "neon" ) ]
7065
+ #[ cfg_attr( target_arch = "arm" , target_feature( enable = "v7" ) ) ]
7054
7066
#[ cfg_attr( test, assert_instr( mov) ) ]
7055
7067
#[ cfg_attr(
7056
7068
target_arch = "aarch64" ,
@@ -7062,7 +7074,8 @@ pub unsafe fn vcombine_u64(low: uint64x1_t, high: uint64x1_t) -> uint64x2_t {
7062
7074
7063
7075
/// Vector combine
7064
7076
#[ inline]
7065
- #[ target_feature( enable = "neon,v7" ) ]
7077
+ #[ target_feature( enable = "neon" ) ]
7078
+ #[ cfg_attr( target_arch = "arm" , target_feature( enable = "v7" ) ) ]
7066
7079
#[ cfg_attr( test, assert_instr( mov) ) ]
7067
7080
#[ cfg_attr(
7068
7081
target_arch = "aarch64" ,
0 commit comments