Skip to content

Commit 66f568c

Browse files
authored
Expose NVPTX intrinsics in core::arch
1 parent b6e6712 commit 66f568c

File tree

1 file changed

+14
-0
lines changed

1 file changed

+14
-0
lines changed

coresimd/mod.rs

Lines changed: 14 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -25,6 +25,7 @@ mod simd;
2525
/// * [`mips64`]
2626
/// * [`PowerPC`]
2727
/// * [`PowerPC64`]
28+
/// * [`NVPTX`]
2829
///
2930
/// [`x86`]: https://rust-lang-nursery.github.io/stdsimd/x86/stdsimd/arch/index.html
3031
/// [`x86_64`]: https://rust-lang-nursery.github.io/stdsimd/x86_64/stdsimd/arch/index.html
@@ -34,6 +35,7 @@ mod simd;
3435
/// [`mips64`]: https://rust-lang-nursery.github.io/stdsimd/mips64/stdsimd/arch/index.html
3536
/// [`PowerPC`]: https://rust-lang-nursery.github.io/stdsimd/powerpc/stdsimd/arch/index.html
3637
/// [`PowerPC64`]: https://rust-lang-nursery.github.io/stdsimd/powerpc64/stdsimd/arch/index.html
38+
/// [`NVPTX`]: https://rust-lang-nursery.github.io/stdsimd/nvptx/stdsimd/arch/index.html
3739
#[stable(feature = "simd_arch", since = "1.27.0")]
3840
pub mod arch {
3941
/// Platform-specific intrinsics for the `x86` platform.
@@ -129,6 +131,16 @@ pub mod arch {
129131
pub mod powerpc64 {
130132
pub use coresimd::powerpc64::*;
131133
}
134+
135+
/// Platform-specific intrinsics for the `NVPTX` platform.
136+
///
137+
/// See the [module documentation](../index.html) for more details.
138+
#[cfg(any(target_arch = "nvptx", target_arch = "nvptx64", dox))]
139+
#[doc(cfg(any(target_arch = "nvptx", target_arch = "nvptx64")))]
140+
#[unstable(feature = "stdsimd", issue = "27731")]
141+
pub mod nvptx {
142+
pub use coresimd::nvptx::*;
143+
}
132144
}
133145

134146
mod simd_llvm;
@@ -161,4 +173,6 @@ mod powerpc;
161173
#[doc(cfg(target_arch = "powerpc64"))]
162174
mod powerpc64;
163175

176+
#[cfg(any(target_arch = "nvptx", target_arch = "nvptx64", dox))]
177+
#[doc(cfg(any(target_arch = "nvptx", target_arch = "nvptx64")))]
164178
mod nvptx;

0 commit comments

Comments
 (0)