Skip to content

Commit c8eaff0

Browse files
mtak-gnzlbg
authored andcommitted
Add link to intel instruction set reference
1 parent 9086405 commit c8eaff0

File tree

1 file changed

+4
-0
lines changed
  • crates/core_arch/src/x86

1 file changed

+4
-0
lines changed

crates/core_arch/src/x86/rtm.rs

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,10 +2,14 @@
22
//!
33
//! This CPU feature is available on Intel Broadwell or later CPUs (and some Haswell).
44
//!
5+
//! The reference is [Intel 64 and IA-32 Architectures Software Developer's
6+
//! Manual Volume 2: Instruction Set Reference, A-Z][intel64_ref].
7+
//!
58
//! [Uncyclopedia][wikipedia_rtm] provides a quick overview of the assembly instructions, and
69
//! Intel's [programming considerations][intel_consid] details what sorts of instructions within a
710
//! transaction are likely to cause an abort.
811
//!
12+
//! [intel64_ref]: http://www.intel.de/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf
913
//! [wikipedia_rtm]: https://en.wikipedia.org/wiki/Transactional_Synchronization_Extensions#Restricted_Transactional_Memory
1014
//! [intel_consid]: https://software.intel.com/en-us/cpp-compiler-developer-guide-and-reference-intel-transactional-synchronization-extensions-intel-tsx-programming-considerations
1115

0 commit comments

Comments
 (0)