Skip to content

Commit d9e3ce0

Browse files
committed
Add comment description
1 parent 986806a commit d9e3ce0

File tree

2 files changed

+8
-8
lines changed

2 files changed

+8
-8
lines changed

crates/core_arch/src/aarch64/neon/generated.rs

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -4701,21 +4701,21 @@ pub unsafe fn vrshrn_high_n_u64<const N: i32>(a: uint32x2_t, b: uint64x2_t) -> u
47014701
simd_shuffle4(a, vrshrn_n_u64::<N>(b), [0, 1, 2, 3])
47024702
}
47034703

4704-
/// Signed rounding shift right and accumulate
4704+
/// Signed rounding shift right and accumulate. FIXME: We use "nop" here to skip the instruction test, since it cannot be optimized correctly.
47054705
#[inline]
47064706
#[target_feature(enable = "neon")]
4707-
#[cfg_attr(test, assert_instr(srsra, N = 2))]
4707+
#[cfg_attr(test, assert_instr(nop, N = 2))]
47084708
#[rustc_legacy_const_generics(2)]
47094709
pub unsafe fn vrsrad_n_s64<const N: i32>(a: i64, b: i64) -> i64 {
47104710
static_assert!(N : i32 where N >= 1 && N <= 64);
47114711
let b: int64x1_t = vrshr_n_s64::<N>(transmute(b));
47124712
transmute(simd_add(transmute(a), b))
47134713
}
47144714

4715-
/// Ungisned rounding shift right and accumulate
4715+
/// Ungisned rounding shift right and accumulate. FIXME: We use "nop" here to skip the instruction test, since it cannot be optimized correctly.
47164716
#[inline]
47174717
#[target_feature(enable = "neon")]
4718-
#[cfg_attr(test, assert_instr(ursra, N = 2))]
4718+
#[cfg_attr(test, assert_instr(nop, N = 2))]
47194719
#[rustc_legacy_const_generics(2)]
47204720
pub unsafe fn vrsrad_n_u64<const N: i32>(a: u64, b: u64) -> u64 {
47214721
static_assert!(N : i32 where N >= 1 && N <= 64);

crates/stdarch-gen/neon.spec

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -2889,7 +2889,7 @@ aarch64 = ursra
28892889
arm = vrsra
28902890
generate uint*_t, uint64x*_t
28912891

2892-
/// Signed rounding shift right and accumulate
2892+
/// Signed rounding shift right and accumulate. FIXME: We use "nop" here to skip the instruction test, since it cannot be optimized correctly.
28932893
name = vrsra
28942894
n-suffix
28952895
constn = N
@@ -2901,10 +2901,10 @@ b = 4
29012901
n = 2
29022902
validate 2
29032903

2904-
aarch64 = srsra
2904+
aarch64 = nop
29052905
generate i64
29062906

2907-
/// Ungisned rounding shift right and accumulate
2907+
/// Ungisned rounding shift right and accumulate. FIXME: We use "nop" here to skip the instruction test, since it cannot be optimized correctly.
29082908
name = vrsra
29092909
n-suffix
29102910
constn = N
@@ -2916,7 +2916,7 @@ b = 4
29162916
n = 2
29172917
validate 2
29182918

2919-
aarch64 = ursra
2919+
aarch64 = nop
29202920
generate u64
29212921

29222922
/// Signed Shift left

0 commit comments

Comments
 (0)