We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 45c2974 commit 071e55bCopy full SHA for 071e55b
clang/lib/CIR/Lowering/DirectToLLVM/LowerToLLVM.cpp
@@ -1858,10 +1858,6 @@ mlir::LogicalResult CIRToLLVMVecInsertOpLowering::matchAndRewrite(
1858
mlir::LogicalResult CIRToLLVMVecCmpOpLowering::matchAndRewrite(
1859
cir::VecCmpOp op, OpAdaptor adaptor,
1860
mlir::ConversionPatternRewriter &rewriter) const {
1861
- assert(mlir::isa<cir::VectorType>(op.getType()) &&
1862
- mlir::isa<cir::VectorType>(op.getLhs().getType()) &&
1863
- mlir::isa<cir::VectorType>(op.getRhs().getType()) &&
1864
- "Vector compare with non-vector type");
1865
mlir::Type elementType = elementTypeIfVector(op.getLhs().getType());
1866
mlir::Value bitResult;
1867
if (auto intType = mlir::dyn_cast<cir::IntType>(elementType)) {
0 commit comments