File tree Expand file tree Collapse file tree 1 file changed +5
-3
lines changed Expand file tree Collapse file tree 1 file changed +5
-3
lines changed Original file line number Diff line number Diff line change @@ -333,7 +333,7 @@ def CC_AArch64_DarwinPCS_ILP32_VarArg : CallingConv<[
333
333
// The only documentation is the GHC source code, specifically the C header
334
334
// file:
335
335
//
336
- // https://github.com/ghc/ghc/blob/master/includes /stg/MachRegs.h
336
+ // https://github.com/ghc/ghc/blob/master/rts/include /stg/MachRegs.h
337
337
//
338
338
// which defines the registers for the Spineless Tagless G-Machine (STG) that
339
339
// GHC uses to implement lazy evaluation. The generic STG machine has a set of
@@ -344,8 +344,10 @@ def CC_AArch64_DarwinPCS_ILP32_VarArg : CallingConv<[
344
344
//
345
345
// https://ghc.haskell.org/trac/ghc/wiki/Commentary/Compiler/GeneratedCode
346
346
//
347
- // The AArch64 register mapping is under the heading "The ARMv8/AArch64 ABI
348
- // register mapping".
347
+ // The AArch64 register mapping is defined in the following header file:
348
+ //
349
+ // https://github.com/ghc/ghc/blob/master/rts/include/stg/MachRegs/arm64.h
350
+ //
349
351
350
352
let Entry = 1 in
351
353
def CC_AArch64_GHC : CallingConv<[
You can’t perform that action at this time.
0 commit comments