Skip to content

Commit 142ba7d

Browse files
nikicnikic
committed
[LoopRotate] Add tests for rotate with switch; NFC
For D72420.
1 parent ad36d29 commit 142ba7d

File tree

1 file changed

+166
-0
lines changed

1 file changed

+166
-0
lines changed

‎llvm/test/Transforms/LoopRotate/switch.ll

Lines changed: 166 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,166 @@
1+
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
2+
; RUN: opt -S -loop-rotate < %s | FileCheck %s
3+
4+
define i64 @switch_multi_entry_known_entry() {
5+
; CHECK-LABEL: @switch_multi_entry_known_entry(
6+
; CHECK-NEXT: start:
7+
; CHECK-NEXT: br label [[HEADER:%.*]]
8+
; CHECK: header:
9+
; CHECK-NEXT: [[STATE:%.*]] = phi i8 [ 2, [[START:%.*]] ], [ [[NEXT_STATE:%.*]], [[LATCH:%.*]] ]
10+
; CHECK-NEXT: [[COUNT:%.*]] = phi i64 [ 0, [[START]] ], [ [[INC:%.*]], [[LATCH]] ]
11+
; CHECK-NEXT: switch i8 [[STATE]], label [[EXIT:%.*]] [
12+
; CHECK-NEXT: i8 0, label [[LATCH]]
13+
; CHECK-NEXT: i8 2, label [[LATCH]]
14+
; CHECK-NEXT: ]
15+
; CHECK: latch:
16+
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i64 [[COUNT]], 999
17+
; CHECK-NEXT: [[NEXT_STATE]] = zext i1 [[CMP]] to i8
18+
; CHECK-NEXT: [[INC]] = add i64 [[COUNT]], 1
19+
; CHECK-NEXT: br label [[HEADER]]
20+
; CHECK: exit:
21+
; CHECK-NEXT: [[COUNT_LCSSA:%.*]] = phi i64 [ [[COUNT]], [[HEADER]] ]
22+
; CHECK-NEXT: ret i64 [[COUNT_LCSSA]]
23+
;
24+
start:
25+
br label %header
26+
27+
header: ; preds = %latch, %start
28+
%state = phi i8 [ 2, %start ], [ %next_state, %latch ]
29+
%count = phi i64 [ 0, %start ], [ %inc, %latch ]
30+
switch i8 %state, label %exit [
31+
i8 0, label %latch
32+
i8 2, label %latch
33+
]
34+
35+
latch: ; preds = %header, %header
36+
%cmp = icmp eq i64 %count, 999
37+
%next_state = zext i1 %cmp to i8
38+
%inc = add i64 %count, 1
39+
br label %header
40+
41+
exit: ; preds = %header
42+
ret i64 %count
43+
}
44+
45+
define i64 @switch_multi_entry_unknown_entry(i8 %start_state) {
46+
; CHECK-LABEL: @switch_multi_entry_unknown_entry(
47+
; CHECK-NEXT: start:
48+
; CHECK-NEXT: br label [[HEADER:%.*]]
49+
; CHECK: header:
50+
; CHECK-NEXT: [[STATE:%.*]] = phi i8 [ [[START_STATE:%.*]], [[START:%.*]] ], [ [[NEXT_STATE:%.*]], [[LATCH:%.*]] ]
51+
; CHECK-NEXT: [[COUNT:%.*]] = phi i64 [ 0, [[START]] ], [ [[INC:%.*]], [[LATCH]] ]
52+
; CHECK-NEXT: switch i8 [[STATE]], label [[EXIT:%.*]] [
53+
; CHECK-NEXT: i8 0, label [[LATCH]]
54+
; CHECK-NEXT: i8 2, label [[LATCH]]
55+
; CHECK-NEXT: ]
56+
; CHECK: latch:
57+
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i64 [[COUNT]], 999
58+
; CHECK-NEXT: [[NEXT_STATE]] = zext i1 [[CMP]] to i8
59+
; CHECK-NEXT: [[INC]] = add i64 [[COUNT]], 1
60+
; CHECK-NEXT: br label [[HEADER]]
61+
; CHECK: exit:
62+
; CHECK-NEXT: [[COUNT_LCSSA:%.*]] = phi i64 [ [[COUNT]], [[HEADER]] ]
63+
; CHECK-NEXT: ret i64 [[COUNT_LCSSA]]
64+
;
65+
start:
66+
br label %header
67+
68+
header: ; preds = %latch, %start
69+
%state = phi i8 [ %start_state, %start ], [ %next_state, %latch ]
70+
%count = phi i64 [ 0, %start ], [ %inc, %latch ]
71+
switch i8 %state, label %exit [
72+
i8 0, label %latch
73+
i8 2, label %latch
74+
]
75+
76+
latch: ; preds = %header, %header
77+
%cmp = icmp eq i64 %count, 999
78+
%next_state = zext i1 %cmp to i8
79+
%inc = add i64 %count, 1
80+
br label %header
81+
82+
exit: ; preds = %header
83+
ret i64 %count
84+
}
85+
86+
define i64 @switch_multi_exit_known_entry() {
87+
; CHECK-LABEL: @switch_multi_exit_known_entry(
88+
; CHECK-NEXT: start:
89+
; CHECK-NEXT: br label [[HEADER:%.*]]
90+
; CHECK: header:
91+
; CHECK-NEXT: [[STATE:%.*]] = phi i8 [ 0, [[START:%.*]] ], [ [[NEXT_STATE:%.*]], [[LATCH:%.*]] ]
92+
; CHECK-NEXT: [[COUNT:%.*]] = phi i64 [ 0, [[START]] ], [ [[INC:%.*]], [[LATCH]] ]
93+
; CHECK-NEXT: switch i8 [[STATE]], label [[LATCH]] [
94+
; CHECK-NEXT: i8 1, label [[EXIT:%.*]]
95+
; CHECK-NEXT: i8 2, label [[EXIT]]
96+
; CHECK-NEXT: ]
97+
; CHECK: latch:
98+
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i64 [[COUNT]], 999
99+
; CHECK-NEXT: [[NEXT_STATE]] = zext i1 [[CMP]] to i8
100+
; CHECK-NEXT: [[INC]] = add i64 [[COUNT]], 1
101+
; CHECK-NEXT: br label [[HEADER]]
102+
; CHECK: exit:
103+
; CHECK-NEXT: [[COUNT_LCSSA:%.*]] = phi i64 [ [[COUNT]], [[HEADER]] ], [ [[COUNT]], [[HEADER]] ]
104+
; CHECK-NEXT: ret i64 [[COUNT_LCSSA]]
105+
;
106+
start:
107+
br label %header
108+
109+
header: ; preds = %latch, %start
110+
%state = phi i8 [ 0, %start ], [ %next_state, %latch ]
111+
%count = phi i64 [ 0, %start ], [ %inc, %latch ]
112+
switch i8 %state, label %latch [
113+
i8 1, label %exit
114+
i8 2, label %exit
115+
]
116+
117+
latch: ; preds = %header, %header
118+
%cmp = icmp eq i64 %count, 999
119+
%next_state = zext i1 %cmp to i8
120+
%inc = add i64 %count, 1
121+
br label %header
122+
123+
exit: ; preds = %header
124+
ret i64 %count
125+
}
126+
127+
define i64 @switch_multi_exit_unknown_entry(i8 %start_state) {
128+
; CHECK-LABEL: @switch_multi_exit_unknown_entry(
129+
; CHECK-NEXT: start:
130+
; CHECK-NEXT: br label [[HEADER:%.*]]
131+
; CHECK: header:
132+
; CHECK-NEXT: [[STATE:%.*]] = phi i8 [ [[START_STATE:%.*]], [[START:%.*]] ], [ [[NEXT_STATE:%.*]], [[LATCH:%.*]] ]
133+
; CHECK-NEXT: [[COUNT:%.*]] = phi i64 [ 0, [[START]] ], [ [[INC:%.*]], [[LATCH]] ]
134+
; CHECK-NEXT: switch i8 [[STATE]], label [[LATCH]] [
135+
; CHECK-NEXT: i8 1, label [[EXIT:%.*]]
136+
; CHECK-NEXT: i8 2, label [[EXIT]]
137+
; CHECK-NEXT: ]
138+
; CHECK: latch:
139+
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i64 [[COUNT]], 999
140+
; CHECK-NEXT: [[NEXT_STATE]] = zext i1 [[CMP]] to i8
141+
; CHECK-NEXT: [[INC]] = add i64 [[COUNT]], 1
142+
; CHECK-NEXT: br label [[HEADER]]
143+
; CHECK: exit:
144+
; CHECK-NEXT: [[COUNT_LCSSA:%.*]] = phi i64 [ [[COUNT]], [[HEADER]] ], [ [[COUNT]], [[HEADER]] ]
145+
; CHECK-NEXT: ret i64 [[COUNT_LCSSA]]
146+
;
147+
start:
148+
br label %header
149+
150+
header: ; preds = %latch, %start
151+
%state = phi i8 [ %start_state, %start ], [ %next_state, %latch ]
152+
%count = phi i64 [ 0, %start ], [ %inc, %latch ]
153+
switch i8 %state, label %latch [
154+
i8 1, label %exit
155+
i8 2, label %exit
156+
]
157+
158+
latch: ; preds = %header, %header
159+
%cmp = icmp eq i64 %count, 999
160+
%next_state = zext i1 %cmp to i8
161+
%inc = add i64 %count, 1
162+
br label %header
163+
164+
exit: ; preds = %header
165+
ret i64 %count
166+
}

0 commit comments

Comments
 (0)