Skip to content

Commit 247ff26

Browse files
author
Jessica Paquette
committed
[AArch64][GlobalISel] NFC: Replace IR regbankselect test with MIR test
regbank-ceil.ll -> regbank-ceil.mir The IR test was intended to only check register banks. This makes it brittle, especially as we improve load/store combines in GlobalISel. Rewriting this as a MIR test also makes it more consistent with the rest of the testcases in GlobalISel.
1 parent e0577b3 commit 247ff26

File tree

2 files changed

+26
-16
lines changed

2 files changed

+26
-16
lines changed

llvm/test/CodeGen/AArch64/GlobalISel/regbank-ceil.ll

Lines changed: 0 additions & 16 deletions
This file was deleted.
Lines changed: 26 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,26 @@
1+
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
2+
# RUN: llc -mtriple=aarch64 -run-pass=regbankselect -verify-machineinstrs %s -o - | FileCheck %s
3+
4+
...
5+
---
6+
name: load_gets_fpr
7+
legalized: true
8+
regBankSelected: false
9+
tracksRegLiveness: true
10+
body: |
11+
bb.0:
12+
liveins: $x0
13+
; CHECK-LABEL: name: load_gets_fpr
14+
; CHECK: liveins: $x0
15+
; CHECK: %ptr:gpr(p0) = COPY $x0
16+
; CHECK: %load:fpr(s32) = G_LOAD %ptr(p0) :: (load 4)
17+
; CHECK: %fceil:fpr(s32) = G_FCEIL %load
18+
; CHECK: $s0 = COPY %fceil(s32)
19+
; CHECK: RET_ReallyLR implicit $s0
20+
%ptr:_(p0) = COPY $x0
21+
%load:_(s32) = G_LOAD %ptr(p0) :: (load 4)
22+
%fceil:_(s32) = G_FCEIL %load
23+
$s0 = COPY %fceil:_(s32)
24+
RET_ReallyLR implicit $s0
25+
26+
...

0 commit comments

Comments
 (0)